index
:
slackcoder/qemu
master
QEMU is a generic and open source machine & userspace emulator and virtualizer
Mirror
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
riscv
/
insn_trans
/
trans_rva.c.inc
Age
Commit message (
Expand
)
Author
2024-10-30
target/riscv: update `decode_save_opc` to store extra word2
Deepak Gupta
2024-07-18
target/riscv: Move gen_amo before implement Zabha
LIU Zhiwei
2024-07-18
target/riscv: Support Zama16b extension
LIU Zhiwei
2024-03-08
RISC-V: Add support for Ztso
Palmer Dabbelt
2024-02-09
target/riscv: Check 'A' and split extensions for atomic instructions
Rob Bradford
2024-02-09
target/riscv: Check for 'A' extension on all atomic instructions
Rob Bradford
2023-02-07
target/riscv: Ensure opcode is saved for all relevant instructions
Anup Patel
2022-01-21
target/riscv: Calculate address according to XLEN
LIU Zhiwei
2022-01-08
exec/memop: Adding signedness to quad definitions
Frédéric Pétrot
2021-10-28
target/riscv: Support pointer masking for RISC-V for i/c/f/d/a types of instr...
Alexey Baturo
2021-09-01
target/riscv: Use {get,dest}_gpr for RVA
Richard Henderson
2021-09-01
target/riscv: Add DisasContext to gen_get_gpr, gen_set_gpr
Richard Henderson
2021-05-11
target/riscv: Consolidate RV32/64 32-bit instructions
Alistair Francis
2020-08-21
meson: rename included C source files to .c.inc
Paolo Bonzini