aboutsummaryrefslogtreecommitdiff
path: root/target/riscv/cpu.c
AgeCommit message (Expand)Author
2024-03-22target/riscv: do not enable all named features by defaultDaniel Henrique Barboza
2024-03-12target: Replace CPU_GET_CLASS(cpu -> obj) in cpu_reset_hold() handlerPhilippe Mathieu-Daudé
2024-03-08target/riscv: move ratified/frozen exts to non-experimentalDaniel Henrique Barboza
2024-03-08RISC-V: Add support for ZtsoPalmer Dabbelt
2024-03-08target/riscv: Promote svade to a normal extensionAndrew Jones
2024-03-08target/riscv: Gate hardware A/D PTE bit updatingAndrew Jones
2024-03-08target/riscv: Reset henvcfg to zeroAndrew Jones
2024-03-08target/riscv: add remaining named featuresDaniel Henrique Barboza
2024-03-08target/riscv: add riscv,isa to named featuresDaniel Henrique Barboza
2024-02-28hw/core/cpu: Remove gdb_get_dynamic_xml memberAkihiko Odaki
2024-02-28gdbstub: Infer number of core registers from XMLAkihiko Odaki
2024-02-28target/riscv: Use GDBFeature for dynamic XMLAkihiko Odaki
2024-02-09target/riscv: add rv32i, rv32e and rv64e CPUsDaniel Henrique Barboza
2024-02-09target/riscv/cpu.c: add riscv_bare_cpu_init()Daniel Henrique Barboza
2024-02-09target/riscv: support new isa extension detection devicetree propertiesConor Dooley
2024-02-09target/riscv: use misa_mxl_max to populate isa string rather than TARGET_LONG...Conor Dooley
2024-02-09target/riscv: Expose Zaamo and Zalrsc extensionsRob Bradford
2024-02-09target/riscv: Validate misa_mxl_max only onceAkihiko Odaki
2024-02-09target/riscv: Move misa_mxl_max to classAkihiko Odaki
2024-02-09target/riscv/cpu.c: remove cpu->cfg.vlenDaniel Henrique Barboza
2024-02-09target/riscv: add 'vlenb' field in cpu->cfgDaniel Henrique Barboza
2024-02-09target/riscv/cpu.c: move 'marchid' to riscv_cpu_properties[]Daniel Henrique Barboza
2024-02-09target/riscv/cpu.c: move 'mimpid' to riscv_cpu_properties[]Daniel Henrique Barboza
2024-02-09target/riscv/cpu.c: move 'mvendorid' to riscv_cpu_properties[]Daniel Henrique Barboza
2024-02-09target/riscv: remove riscv_cpu_options[]Daniel Henrique Barboza
2024-02-09target/riscv: move 'cboz_blocksize' to riscv_cpu_properties[]Daniel Henrique Barboza
2024-02-09target/riscv: move 'cbop_blocksize' to riscv_cpu_properties[]Daniel Henrique Barboza
2024-02-09target/riscv: move 'cbom_blocksize' to riscv_cpu_properties[]Daniel Henrique Barboza
2024-02-09target/riscv: create finalize_features() for KVMDaniel Henrique Barboza
2024-02-09target/riscv: move 'elen' to riscv_cpu_properties[]Daniel Henrique Barboza
2024-02-09target/riscv: move 'vlen' to riscv_cpu_properties[]Daniel Henrique Barboza
2024-02-09target/riscv: rework 'vext_spec'Daniel Henrique Barboza
2024-02-09target/riscv: rework 'priv_spec'Daniel Henrique Barboza
2024-02-09target/riscv: move 'pmp' to riscv_cpu_properties[]Daniel Henrique Barboza
2024-02-09target/riscv: move 'mmu' to riscv_cpu_properties[]Daniel Henrique Barboza
2024-02-09target/riscv: move 'pmu-mask' and 'pmu-num' to riscv_cpu_properties[]Daniel Henrique Barboza
2024-02-09target/riscv: make riscv_cpu_is_vendor() publicDaniel Henrique Barboza
2024-02-09target/riscv: Add infrastructure for 'B' MISA extensionRob Bradford
2024-02-03target/riscv: Populate CPUClass.mmu_indexRichard Henderson
2024-01-10target/riscv: Ensure mideleg is set correctly on resetAlistair Francis
2024-01-10target/riscv: add rva22s64 cpuDaniel Henrique Barboza
2024-01-10target/riscv: add RVA22S64 profileDaniel Henrique Barboza
2024-01-10target/riscv: add 'parent' in profile descriptionDaniel Henrique Barboza
2024-01-10target/riscv: add satp_mode profile supportDaniel Henrique Barboza
2024-01-10target/riscv/cpu.c: add riscv_cpu_is_32bit()Daniel Henrique Barboza
2024-01-10target/riscv/cpu.c: finalize satp_mode earlierDaniel Henrique Barboza
2024-01-10target/riscv: add priv ver restriction to profilesDaniel Henrique Barboza
2024-01-10target/riscv: implement svadeDaniel Henrique Barboza
2024-01-10target/riscv: add 'rva22u64' CPUDaniel Henrique Barboza
2024-01-10target/riscv: add rva22u64 profile definitionDaniel Henrique Barboza