aboutsummaryrefslogtreecommitdiff
path: root/target/riscv
AgeCommit message (Expand)Author
2024-04-09target/riscv: Use insn_start from DisasContextBaseRichard Henderson
2024-03-22target/riscv/kvm: fix timebase-frequency when using KVM accelerationYong-Xuan Wang
2024-03-22target/riscv: Fix mode in riscv_tlb_fillIrina Ryapolova
2024-03-22target/riscv: rvv: Remove the dependency of Zvfbfmin to ZfbfminMax Chou
2024-03-22target/riscv/vector_helper.c: optimize loops in ldst helpersDaniel Henrique Barboza
2024-03-22target/riscv: enable 'vstart_eq_zero' in the end of insnsIvan Klokov
2024-03-22trans_rvv.c.inc: remove redundant mark_vs_dirty() callsDaniel Henrique Barboza
2024-03-22target/riscv: remove 'over' brconds from vector transDaniel Henrique Barboza
2024-03-22target/riscv/vector_helpers: do early exit when vstart >= vlDaniel Henrique Barboza
2024-03-22target/riscv: always clear vstart for ldst_whole insnsDaniel Henrique Barboza
2024-03-22target/riscv: always clear vstart in whole vec move insnsDaniel Henrique Barboza
2024-03-22target/riscv/vector_helper.c: fix 'vmvr_v' memcpy endianessDaniel Henrique Barboza
2024-03-22trans_rvv.c.inc: set vstart = 0 in int scalar move insnsDaniel Henrique Barboza
2024-03-22target/riscv/vector_helper.c: set vstart = 0 in GEN_VEXT_VSLIDEUP_VX()Daniel Henrique Barboza
2024-03-22target/riscv: do not enable all named features by defaultDaniel Henrique Barboza
2024-03-12Merge tag 'pull-error-2024-03-12' of https://repo.or.cz/qemu/armbru into stagingPeter Maydell
2024-03-12Merge tag 'pull-request-2024-03-12' of https://gitlab.com/thuth/qemu into sta...Peter Maydell
2024-03-12target: Improve error reporting for CpuModelInfo member @propsMarkus Armbruster
2024-03-12target: Simplify type checks for CpuModelInfo member @propsMarkus Armbruster
2024-03-12target: Replace CPU_GET_CLASS(cpu -> obj) in cpu_reset_hold() handlerPhilippe Mathieu-Daudé
2024-03-11migration: export migration_is_runningSteve Sistare
2024-03-08target/riscv: Fix privilege mode of G-stage translation for debuggingHiroaki Yamamoto
2024-03-08target/riscv: Fix shift count overflowdemin.han
2024-03-08trans_rvv.c.inc: remove 'is_store' bool from load/store fnsDaniel Henrique Barboza
2024-03-08trans_rvv.c.inc: mark_vs_dirty() before loads and storesDaniel Henrique Barboza
2024-03-08target/riscv: mcountinhibit, mcounteren, scounteren, hcounteren is 32-bitVadim Shakirov
2024-03-08target/riscv: move ratified/frozen exts to non-experimentalDaniel Henrique Barboza
2024-03-08target/riscv/kvm: update KVM exts to Linux 6.8Daniel Henrique Barboza
2024-03-08RISC-V: Add support for ZtsoPalmer Dabbelt
2024-03-08target/riscv: Add missing include guard in pmu.hFrank Chang
2024-03-08target/riscv: UPDATE xATP write CSRIrina Ryapolova
2024-03-08target/riscv: FIX xATP_MODE validationIrina Ryapolova
2024-03-08target/riscv: Promote svade to a normal extensionAndrew Jones
2024-03-08target/riscv: Gate hardware A/D PTE bit updatingAndrew Jones
2024-03-08target/riscv: Reset henvcfg to zeroAndrew Jones
2024-03-08target/riscv: add remaining named featuresDaniel Henrique Barboza
2024-03-08target/riscv: add riscv,isa to named featuresDaniel Henrique Barboza
2024-03-08target/riscv/tcg: set 'mmu' with 'satp' in cpu_set_profile()Daniel Henrique Barboza
2024-03-08target/riscv: Update $ra with current $pc in trans_cm_jalt()Jason Chien
2024-02-28gdbstub: Add members to identify registers to GDBFeatureAkihiko Odaki
2024-02-28hw/core/cpu: Remove gdb_get_dynamic_xml memberAkihiko Odaki
2024-02-28gdbstub: Infer number of core registers from XMLAkihiko Odaki
2024-02-28gdbstub: Change gdb_get_reg_cb and gdb_set_reg_cbAkihiko Odaki
2024-02-28gdbstub: Use GDBFeature for gdb_register_coprocessorAkihiko Odaki
2024-02-28target/riscv: Use GDBFeature for dynamic XMLAkihiko Odaki
2024-02-12Merge tag 'pull-maintainer-updates-090224-1' of https://gitlab.com/stsquad/qe...Peter Maydell
2024-02-09kconfig: use "select" to enable semihostingPaolo Bonzini
2024-02-09target/riscv: add rv32i, rv32e and rv64e CPUsDaniel Henrique Barboza
2024-02-09target/riscv/cpu.c: add riscv_bare_cpu_init()Daniel Henrique Barboza
2024-02-09target/riscv: Enable xtheadsync under user modeLIU Zhiwei