aboutsummaryrefslogtreecommitdiff
path: root/target/openrisc
AgeCommit message (Expand)Author
2024-07-11target: Set TCGCPUOps::cpu_exec_halt to target's has_work implementationPeter Maydell
2024-05-15accel/tcg: Provide default implementation of disas_logRichard Henderson
2024-05-10kconfig: express dependency of individual boards on libfdtPaolo Bonzini
2024-05-06accel/tcg: Access tcg_cflags with getter / setterPhilippe Mathieu-Daudé
2024-05-06exec/cpu: Extract page-protection definitions to page-protection.hPhilippe Mathieu-Daudé
2024-04-26target: Define TCG_GUEST_DEFAULT_MO in 'cpu-param.h'Philippe Mathieu-Daudé
2024-04-25hw, target: Add ResetType argument to hold and exit phase methodsPeter Maydell
2024-03-12target/openrisc: Prefer fast cpu_env() over slower CPU QOM cast macroPhilippe Mathieu-Daudé
2024-03-12target: Replace CPU_GET_CLASS(cpu -> obj) in cpu_reset_hold() handlerPhilippe Mathieu-Daudé
2024-02-03include/exec: Change cpu_mmu_index argument to CPUStateRichard Henderson
2024-02-03include/exec: Implement cpu_mmu_index genericallyRichard Henderson
2024-02-03target/openrisc: Populate CPUClass.mmu_indexRichard Henderson
2024-01-29include/qemu: Add TCGCPUOps typedef to typedefs.hRichard Henderson
2024-01-29target: Use vaddr in gen_intermediate_codeAnton Johansson
2024-01-08system/cpus: rename qemu_mutex_lock_iothread() to bql_lock()Stefan Hajnoczi
2024-01-05target/openrisc: Use generic cpu_list()Gavin Shan
2024-01-05cpu: Call object_class_dynamic_cast() once in cpu_class_by_name()Philippe Mathieu-Daudé
2023-12-29target/openrisc: Constify VMState in machine.cRichard Henderson
2023-11-07hw/cpu: Call object_class_is_abstract() once in cpu_class_by_name()Philippe Mathieu-Daudé
2023-11-07target: Move ArchCPUClass definition to 'cpu.h'Philippe Mathieu-Daudé
2023-11-07target/openrisc: Declare QOM definitions in 'cpu-qom.h'Philippe Mathieu-Daudé
2023-11-07target: Unify QOM stylePhilippe Mathieu-Daudé
2023-10-07meson: Rename target_softmmu_arch -> target_system_archPhilippe Mathieu-Daudé
2023-10-04accel/tcg: Remove cpu_set_cpustate_pointersRichard Henderson
2023-10-04accel/tcg: Replace CPUState.env_ptr with cpu_env()Richard Henderson
2023-10-03tcg: Rename cpu_env to tcg_envRichard Henderson
2023-10-03accel/tcg: Move CPUNegativeOffsetState into CPUStateRichard Henderson
2023-10-03target/*: Add instance_align to all cpu base classesRichard Henderson
2023-08-31target/translate: Remove unnecessary 'exec/cpu_ldst.h' headerPhilippe Mathieu-Daudé
2023-08-24target/openrisc: Use tcg_gen_negsetcond_*Richard Henderson
2023-07-31target/openrisc: Set EPCR to next PC on FPE exceptionsStafford Horne
2023-07-25other architectures: spelling fixesMichael Tokarev
2023-06-26target: Widen pc/cs_base in cpu_get_tb_cpu_stateAnton Johansson
2023-06-20meson: Replace softmmu_ss -> system_ssPhilippe Mathieu-Daudé
2023-06-05accel/tcg: Introduce translator_io_startRichard Henderson
2023-06-05tcg: Add insn_start_words to TCGContextRichard Henderson
2023-06-05tcg: Pass TCGHelperInfo to tcg_gen_callNRichard Henderson
2023-06-05*: Add missing includes of tcg/tcg.hRichard Henderson
2023-05-11target/openrisc: Setup FPU for detecting tininess before roundingStafford Horne
2023-05-11target/openrisc: Set PC to cpu state on FPU exceptionStafford Horne
2023-05-11target/openrisc: Allow fpcsr access in user modeStafford Horne
2023-03-13target/openrisc: Remove `NB_MMU_MODES` defineAnton Johansson
2023-03-07gdbstub: move register helpers into standalone includeAlex Bennée
2023-03-05target/openrisc: Drop tcg_temp_freeRichard Henderson
2023-03-01accel/tcg: Pass max_insn to gen_intermediate_code by pointerRichard Henderson
2023-03-01target/openrisc: Replace `tb_pc()` with `tb->pc`Anton Johansson
2023-02-27target/cpu: Restrict cpu_get_phys_page_debug() handlers to sysemuPhilippe Mathieu-Daudé
2022-12-16target/openrisc: Convert to 3-phase resetPeter Maydell
2022-11-01accel/tcg: Remove will_exit argument from cpu_restore_stateRichard Henderson
2022-11-01target/openrisc: Use cpu_unwind_state_data for mfsprRichard Henderson
generated by cgit v1.2.3 (git 2.26.2) at 2024-11-24 07:03:20 +0000