blob: 82d4e4a2fee248b8d18f3c8f97e4eba55f745424 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
|
/*
* djMEMC, macintosh memory and interrupt controller
* (Quadra 610/650/800 & Centris 610/650)
*
* SPDX-License-Identifier: GPL-2.0-or-later
*/
#ifndef HW_MISC_DJMEMC_H
#define HW_MISC_DJMEMC_H
#include "hw/sysbus.h"
#define DJMEMC_SIZE 0x2000
#define DJMEMC_NUM_REGS (0x38 / sizeof(uint32_t))
#define DJMEMC_MAXBANKS 10
struct DJMEMCState {
SysBusDevice parent_obj;
MemoryRegion mem_regs;
/* Memory controller */
uint32_t regs[DJMEMC_NUM_REGS];
};
#define TYPE_DJMEMC "djMEMC"
OBJECT_DECLARE_SIMPLE_TYPE(DJMEMCState, DJMEMC);
#endif
|