aboutsummaryrefslogtreecommitdiff
path: root/include/hw/fsi/aspeed_apb2opb.h
blob: f6a2387abf282885ce5d810c8d5bc4b8046df93a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
/*
 * SPDX-License-Identifier: GPL-2.0-or-later
 * Copyright (C) 2024 IBM Corp.
 *
 * ASPEED APB2OPB Bridge
 * IBM On-Chip Peripheral Bus
 */
#ifndef FSI_ASPEED_APB2OPB_H
#define FSI_ASPEED_APB2OPB_H

#include "exec/memory.h"
#include "hw/fsi/fsi-master.h"
#include "hw/sysbus.h"

#define TYPE_FSI_OPB "fsi.opb"

#define TYPE_OP_BUS "opb"
OBJECT_DECLARE_SIMPLE_TYPE(OPBus, OP_BUS)

typedef struct OPBus {
    BusState bus;

    MemoryRegion mr;
    AddressSpace as;
} OPBus;

#define TYPE_ASPEED_APB2OPB "aspeed.apb2opb"
OBJECT_DECLARE_SIMPLE_TYPE(AspeedAPB2OPBState, ASPEED_APB2OPB)

#define ASPEED_APB2OPB_NR_REGS ((0xe8 >> 2) + 1)

#define ASPEED_FSI_NUM 2

typedef struct AspeedAPB2OPBState {
    SysBusDevice parent_obj;

    MemoryRegion iomem;

    uint32_t regs[ASPEED_APB2OPB_NR_REGS];
    qemu_irq irq;

    OPBus opb[ASPEED_FSI_NUM];
    FSIMasterState fsi[ASPEED_FSI_NUM];
} AspeedAPB2OPBState;

#endif /* FSI_ASPEED_APB2OPB_H */