aboutsummaryrefslogtreecommitdiff
path: root/hw/nubus/nubus-virtio-mmio.c
blob: 7a98731c45103c69d28708d56240f359df85a2a3 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
/*
 * QEMU Macintosh Nubus Virtio MMIO card
 *
 * Copyright (c) 2024 Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>
 *
 * SPDX-License-Identifier: GPL-2.0-or-later
 */

#include "qemu/osdep.h"
#include "qapi/error.h"
#include "hw/nubus/nubus-virtio-mmio.h"


#define NUBUS_VIRTIO_MMIO_PIC_OFFSET   0
#define NUBUS_VIRTIO_MMIO_DEV_OFFSET   0x200


static void nubus_virtio_mmio_set_input_irq(void *opaque, int n, int level)
{
    NubusDevice *nd = NUBUS_DEVICE(opaque);

    nubus_set_irq(nd, level);
}

static void nubus_virtio_mmio_realize(DeviceState *dev, Error **errp)
{
    ERRP_GUARD();
    NubusVirtioMMIODeviceClass *nvmdc = NUBUS_VIRTIO_MMIO_GET_CLASS(dev);
    NubusVirtioMMIO *s = NUBUS_VIRTIO_MMIO(dev);
    NubusDevice *nd = NUBUS_DEVICE(dev);
    SysBusDevice *sbd;
    int i, offset;

    nvmdc->parent_realize(dev, errp);
    if (*errp) {
        return;
    }

    /* Goldfish PIC */
    sbd = SYS_BUS_DEVICE(&s->pic);
    if (!sysbus_realize(sbd, errp)) {
        return;
    }
    memory_region_add_subregion(&nd->slot_mem, NUBUS_VIRTIO_MMIO_PIC_OFFSET,
                                sysbus_mmio_get_region(sbd, 0));
    sysbus_connect_irq(sbd, 0,
                       qdev_get_gpio_in_named(dev, "pic-input-irq", 0));

    /* virtio-mmio devices */
    offset = NUBUS_VIRTIO_MMIO_DEV_OFFSET;
    for (i = 0; i < NUBUS_VIRTIO_MMIO_NUM_DEVICES; i++) {
        sbd = SYS_BUS_DEVICE(&s->virtio_mmio[i]);
        qdev_prop_set_bit(DEVICE(sbd), "force-legacy", false);
        if (!sysbus_realize_and_unref(sbd, errp)) {
            return;
        }

        memory_region_add_subregion(&nd->slot_mem, offset,
                                    sysbus_mmio_get_region(sbd, 0));
        offset += 0x200;

        sysbus_connect_irq(sbd, 0, qdev_get_gpio_in(DEVICE(&s->pic), i));
    }
}

static void nubus_virtio_mmio_init(Object *obj)
{
    NubusVirtioMMIO *s = NUBUS_VIRTIO_MMIO(obj);
    int i;

    object_initialize_child(obj, "pic", &s->pic, TYPE_GOLDFISH_PIC);
    for (i = 0; i < NUBUS_VIRTIO_MMIO_NUM_DEVICES; i++) {
        char *name = g_strdup_printf("virtio-mmio[%d]", i);
        object_initialize_child(obj, name, &s->virtio_mmio[i],
                                TYPE_VIRTIO_MMIO);
        g_free(name);
    }

    /* Input from goldfish PIC */
    qdev_init_gpio_in_named(DEVICE(obj), nubus_virtio_mmio_set_input_irq,
                            "pic-input-irq", 1);
}

static void nubus_virtio_mmio_class_init(ObjectClass *oc, void *data)
{
    DeviceClass *dc = DEVICE_CLASS(oc);
    NubusVirtioMMIODeviceClass *nvmdc = NUBUS_VIRTIO_MMIO_CLASS(oc);

    device_class_set_parent_realize(dc, nubus_virtio_mmio_realize,
                                    &nvmdc->parent_realize);
}

static const TypeInfo nubus_virtio_mmio_types[] = {
    {
        .name = TYPE_NUBUS_VIRTIO_MMIO,
        .parent = TYPE_NUBUS_DEVICE,
        .instance_init = nubus_virtio_mmio_init,
        .instance_size = sizeof(NubusVirtioMMIO),
        .class_init = nubus_virtio_mmio_class_init,
        .class_size = sizeof(NubusVirtioMMIODeviceClass),
    },
};

DEFINE_TYPES(nubus_virtio_mmio_types)