index
:
slackcoder/qemu
master
QEMU is a generic and open source machine & userspace emulator and virtualizer
Mirror
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
Age
Commit message (
Expand
)
Author
2023-07-03
plugins: force slow path when plugins instrument memory ops
Alex Bennée
2023-07-03
target/arm: make arm_casq_ptw CONFIG_TCG only
Alex Bennée
2023-07-01
target/nios2 : Explicitly ask for target-endian loads and stores
Peter Maydell
2023-07-01
target/arm: Use float64_to_int32_modulo for FJCVTZS
Richard Henderson
2023-07-01
target/alpha: Use float64_to_int64_modulo for CVTTQ
Richard Henderson
2023-06-29
Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into staging
Richard Henderson
2023-06-29
target/i386: emulate 64-bit ring 0 for linux-user if LM feature is set
Paolo Bonzini
2023-06-29
target/i386: ignore CPL0-specific features in user mode emulation
Paolo Bonzini
2023-06-29
target/i386: ignore ARCH_CAPABILITIES features in user mode emulation
Paolo Bonzini
2023-06-29
target/i386: Export MSR_ARCH_CAPABILITIES bits to guests
Pawan Gupta
2023-06-29
Merge tag 'accel-20230628' of https://github.com/philmd/qemu into staging
Richard Henderson
2023-06-28
exec/memory: Add symbol for the min value of memory listener priority
Isaku Yamahata
2023-06-28
exec/memory: Add symbolic value for memory listener priority for accel
Isaku Yamahata
2023-06-28
target/i386/WHPX: Fix error message when fail to set ProcessorCount
Zhao Liu
2023-06-28
target/riscv: Restrict KVM-specific fields from ArchCPU
Philippe Mathieu-Daudé
2023-06-28
target/ppc: Restrict KVM-specific fields from ArchCPU
Philippe Mathieu-Daudé
2023-06-28
target/arm: Restrict KVM-specific fields from ArchCPU
Philippe Mathieu-Daudé
2023-06-28
hw/intc/arm_gic: Un-inline GIC*/ITS class_name() helpers
Philippe Mathieu-Daudé
2023-06-28
accel: Rename HVF 'struct hvf_vcpu_state' -> AccelCPUState
Philippe Mathieu-Daudé
2023-06-28
accel: Rename 'cpu_state' -> 'cs'
Philippe Mathieu-Daudé
2023-06-28
accel: Inline WHPX get_whpx_vcpu()
Philippe Mathieu-Daudé
2023-06-28
accel: Rename WHPX 'struct whpx_vcpu' -> AccelCPUState
Philippe Mathieu-Daudé
2023-06-28
accel: Remove WHPX unreachable error path
Philippe Mathieu-Daudé
2023-06-28
accel: Inline NVMM get_qemu_vcpu()
Philippe Mathieu-Daudé
2023-06-28
accel: Rename NVMM 'struct qemu_vcpu' -> AccelCPUState
Philippe Mathieu-Daudé
2023-06-28
accel: Remove NVMM unreachable error path
Philippe Mathieu-Daudé
2023-06-28
accel: Move HAX hThread to accelerator context
Philippe Mathieu-Daudé
2023-06-28
accel: Rename HAX 'struct hax_vcpu_state' -> AccelCPUState
Philippe Mathieu-Daudé
2023-06-28
accel: Rename 'hax_vcpu' as 'accel' in CPUState
Philippe Mathieu-Daudé
2023-06-28
accel: Destroy HAX vCPU threads once done
Philippe Mathieu-Daudé
2023-06-28
accel: Fix a leak on Windows HAX
Philippe Mathieu-Daudé
2023-06-28
accel: Remove unused hThread variable on TCG/WHPX
Philippe Mathieu-Daudé
2023-06-28
accel: Re-enable WHPX cross-build on case sensitive filesystems
Philippe Mathieu-Daudé
2023-06-28
target/sparc: Use tcg_gen_lookup_and_goto_ptr for v9 WRASI
Richard Henderson
2023-06-28
target/sparc: Use DYNAMIC_PC_LOOKUP for v9 RETURN
Richard Henderson
2023-06-28
target/sparc: Use DYNAMIC_PC_LOOKUP for JMPL
Richard Henderson
2023-06-28
target/sparc: Use DYNAMIC_PC_LOOKUP for conditional branches
Richard Henderson
2023-06-28
target/sparc: Introduce DYNAMIC_PC_LOOKUP
Richard Henderson
2023-06-28
target/sparc: Drop inline markers from translate.c
Richard Henderson
2023-06-28
target/sparc: Fix npc comparison in sparc_tr_insn_start
Richard Henderson
2023-06-28
target/sparc: Use tcg_gen_lookup_and_goto_ptr in gen_goto_tb
Richard Henderson
2023-06-26
target/microblaze: Define TCG_GUEST_DEFAULT_MO
Richard Henderson
2023-06-26
target: Widen pc/cs_base in cpu_get_tb_cpu_state
Anton Johansson
2023-06-26
Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into staging
Richard Henderson
2023-06-26
target/i386: implement SYSCALL/SYSRET in 32-bit emulators
Paolo Bonzini
2023-06-26
target/i386: implement RDPID in TCG
Paolo Bonzini
2023-06-26
target/i386: sysret and sysexit are privileged
Paolo Bonzini
2023-06-26
target/i386: AMD only supports SYSENTER/SYSEXIT in 32-bit mode
Paolo Bonzini
2023-06-26
target/i386: Intel only supports SYSCALL/SYSRET in long mode
Paolo Bonzini
2023-06-26
target/i386: TCG supports WBNOINVD
Paolo Bonzini
[next]