aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)Author
2023-06-26target/microblaze: Define TCG_GUEST_DEFAULT_MORichard Henderson
2023-06-26target: Widen pc/cs_base in cpu_get_tb_cpu_stateAnton Johansson
2023-06-26Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into stagingRichard Henderson
2023-06-26target/i386: implement SYSCALL/SYSRET in 32-bit emulatorsPaolo Bonzini
2023-06-26target/i386: implement RDPID in TCGPaolo Bonzini
2023-06-26target/i386: sysret and sysexit are privilegedPaolo Bonzini
2023-06-26target/i386: AMD only supports SYSENTER/SYSEXIT in 32-bit modePaolo Bonzini
2023-06-26target/i386: Intel only supports SYSCALL/SYSRET in long modePaolo Bonzini
2023-06-26target/i386: TCG supports WBNOINVDPaolo Bonzini
2023-06-26target/i386: TCG supports XSAVEERPTRPaolo Bonzini
2023-06-26target/i386: do not accept RDSEED if CPUID bit absentPaolo Bonzini
2023-06-26target/i386: TCG supports RDSEEDPaolo Bonzini
2023-06-26target/i386: TCG supports 3DNow! prefetch(w)Paolo Bonzini
2023-06-26target/i386: fix INVD vmexitPaolo Bonzini
2023-06-25target/ppc: Add msgsnd/p and DPDES SMT supportNicholas Piggin
2023-06-25target/ppc: Add support for SMT CTRL registerNicholas Piggin
2023-06-25target/ppc: Add initial flags and helpers for SMT supportNicholas Piggin
2023-06-25target/ppc: Fix sc instruction handling of LEV fieldNicholas Piggin
2023-06-25target/ppc: Better CTRL SPR implementationNicholas Piggin
2023-06-25target/ppc: Add ISA v3.1 LEV indication in SRR1 for system call interruptsNicholas Piggin
2023-06-25target/ppc: Implement HEIR SPRNicholas Piggin
2023-06-25target/ppc: Add SRR1 prefix indication to interrupt handlersNicholas Piggin
2023-06-25target/ppc: Change partition-scope translate interfaceNicholas Piggin
2023-06-25target/ppc: Fix instruction loading endianness in alignment interruptNicholas Piggin
2023-06-25target/ppc: Fix timer register accessors when !KVMCédric Le Goater
2023-06-25target/ppc: gdbstub init spr gdb_id for all CPUsNicholas Piggin
2023-06-23target/arm: Fix sve predicate store, 8 <= VQ <= 15Richard Henderson
2023-06-23target/arm: Restructure has_vfp_d32 testRichard Henderson
2023-06-23target/arm: Add cpu properties for enabling FEAT_RMERichard Henderson
2023-06-23target/arm: Implement the granule protection checkRichard Henderson
2023-06-23target/arm: Implement GPC exceptionsRichard Henderson
2023-06-23target/arm: Add GPC syndromeRichard Henderson
2023-06-23target/arm: Use get_phys_addr_with_struct for stage2Richard Henderson
2023-06-23target/arm: Move s1_is_el0 into S1TranslateRichard Henderson
2023-06-23target/arm: Use get_phys_addr_with_struct in S1_ptw_translateRichard Henderson
2023-06-23target/arm: Handle no-execute for Realm and Root regimesRichard Henderson
2023-06-23target/arm: Handle Block and Page bits for security spaceRichard Henderson
2023-06-23target/arm: NSTable is RES0 for the RME EL3 regimeRichard Henderson
2023-06-23target/arm: Pipe ARMSecuritySpace through ptw.cRichard Henderson
2023-06-23target/arm: Remove __attribute__((nonnull)) from ptw.cRichard Henderson
2023-06-23target/arm: Introduce ARMMMUIdx_Phys_{Realm,Root}Richard Henderson
2023-06-23target/arm: Adjust the order of Phys and Stage2 ARMMMUIdxRichard Henderson
2023-06-23target/arm: Introduce ARMSecuritySpaceRichard Henderson
2023-06-23target/arm: Add RME cpregsRichard Henderson
2023-06-23target/arm: SCR_EL3.NS may be RES1Richard Henderson
2023-06-23target/arm: Update SCR and HCR for RMERichard Henderson
2023-06-23target/arm: Add isar_feature_aa64_rmeRichard Henderson
2023-06-21target/tricore: Fix ICR.IE offset in RESTORE insnBastian Koppelmann
2023-06-21target/tricore: Honour privilege changes on PSW writeBastian Koppelmann
2023-06-21target/tricore: Implement privilege level for all insnsBastian Koppelmann