index
:
slackcoder/qemu
master
QEMU is a generic and open source machine & userspace emulator and virtualizer
Mirror
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
xtensa
/
translate.c
Age
Commit message (
Expand
)
Author
2024-03-12
target/xtensa: Prefer fast cpu_env() over slower CPU QOM cast macro
Philippe Mathieu-Daudé
2024-01-29
target: Use vaddr in gen_intermediate_code
Anton Johansson
2024-01-19
target/xtensa: use generic instruction breakpoint infrastructure
Max Filippov
2023-10-22
target/xtensa: Use tcg_gen_sextract_i32
Richard Henderson
2023-10-04
accel/tcg: Replace CPUState.env_ptr with cpu_env()
Richard Henderson
2023-10-03
tcg: Rename cpu_env to tcg_env
Richard Henderson
2023-06-05
accel/tcg: Introduce translator_io_start
Richard Henderson
2023-06-05
tcg: Pass TCGHelperInfo to tcg_gen_callN
Richard Henderson
2023-05-05
target/xtensa: Finish conversion to tcg_gen_qemu_{ld, st}_*
Richard Henderson
2023-03-05
target/xtensa: Avoid tcg_const_i32
Richard Henderson
2023-03-05
target/xtensa: Split constant in bit shift
Richard Henderson
2023-03-05
target/xtensa: Use tcg_gen_subfi_i32 in translate_sll
Richard Henderson
2023-03-05
target/xtensa: Avoid tcg_const_i32 in translate_l32r
Richard Henderson
2023-03-05
target/xtensa: Tidy translate_clamps
Richard Henderson
2023-03-05
target/xtensa: Tidy translate_bb
Richard Henderson
2023-03-05
target/xtensa: Drop tcg_temp_free
Richard Henderson
2023-03-05
target/xtensa: Drop reset_sar_tracker
Richard Henderson
2023-03-01
target/xtensa: Don't use tcg_temp_local_new_*
Richard Henderson
2023-03-01
accel/tcg: Pass max_insn to gen_intermediate_code by pointer
Richard Henderson
2022-10-26
target/xtensa: Convert to tcg_ops restore_state_to_opc
Richard Henderson
2022-09-13
target/xtensa: Honour -semihosting-config userspace=on
Peter Maydell
2022-09-13
semihosting: Allow optional use of semihosting from userspace
Peter Maydell
2022-09-06
accel/tcg: Add pc and host_pc params to gen_intermediate_code
Richard Henderson
2022-05-06
target/xtensa: implement cache test option opcodes
Max Filippov
2022-05-06
target/xtensa: use tcg_constant_* for remaining opcodes
Max Filippov
2022-05-06
target/xtensa: use tcg_constant_* for FPU conversion opcodes
Max Filippov
2022-05-06
target/xtensa: use tcg_constant_* for numbered special registers
Max Filippov
2022-05-06
target/xtensa: use tcg_constant_* for TLB opcodes
Max Filippov
2022-05-06
target/xtensa: use tcg_constant_* for exceptions
Max Filippov
2022-05-06
target/xtensa: use tcg_contatnt_* for numeric literals
Max Filippov
2022-05-06
target/xtensa: fix missing tcg_temp_free in gen_window_check
Max Filippov
2022-04-20
exec/translator: Pass the locked filepointer to disas_log hook
Richard Henderson
2022-04-06
Replace TARGET_WORDS_BIGENDIAN
Marc-André Lureau
2022-01-08
exec/memop: Adding signedness to quad definitions
Frédéric Pétrot
2021-10-15
target/xtensa: Drop check for singlestep_enabled
Richard Henderson
2021-09-14
accel/tcg: Add DisasContextBase argument to translator_ld*
Ilya Leoshkevich
2021-07-21
accel/tcg: Remove TranslatorOps.breakpoint_check
Richard Henderson
2021-07-09
target/xtensa: Use translator_use_goto_tb
Richard Henderson
2021-07-09
tcg: Avoid including 'trace-tcg.h' in target translate.c
Philippe Mathieu-Daudé
2021-05-20
target/xtensa: clean up unaligned access
Max Filippov
2021-05-20
target/xtensa: fix access ring in l32ex
Max Filippov
2021-05-20
target/xtensa: don't generate extra EXCP_DEBUG on exception
Max Filippov
2021-05-20
target/xtensa: Make sure that tb->size != 0
Ilya Leoshkevich
2021-03-10
semihosting: Move include/hw/semihosting/ -> include/semihosting/
Philippe Mathieu-Daudé
2020-08-21
target/xtensa: implement FPU division and square root
Max Filippov
2020-08-21
target/xtensa: add DFPU registers and opcodes
Max Filippov
2020-08-21
target/xtensa: don't access BR regfile directly
Max Filippov
2020-08-21
target/xtensa: move FSR/FCR register accessors
Max Filippov
2020-08-21
target/xtensa: rename FPU2000 translators and helpers
Max Filippov
2020-08-21
target/xtensa: support copying registers up to 64 bits wide
Max Filippov
[next]