aboutsummaryrefslogtreecommitdiff
path: root/target/xtensa/cpu.h
AgeCommit message (Expand)Author
2018-10-01target/xtensa: extract test for cpdisabled exceptionMax Filippov
2018-10-01target/xtensa: extract test for window overflow exceptionMax Filippov
2018-10-01target/xtensa: extract test for an illegal instructionMax Filippov
2018-09-17target/xtensa: convert to do_transaction_failedMax Filippov
2018-08-19target/xtensa: clean up gdbstub register handlingMax Filippov
2018-06-30target/xtensa: check zero overhead loop alignmentMax Filippov
2018-03-19cpu: get rid of unused cpu_init() definesIgor Mammedov
2018-03-19cpu: add CPU_RESOLVING_TYPE macroIgor Mammedov
2018-03-16target/xtensa: add linux-user supportMax Filippov
2018-03-13target/xtensa: support MTTCGMax Filippov
2018-03-13target/xtensa: use correct number of registers in gdbstubMax Filippov
2018-02-21target/*/cpu.h: remove softfloat.hAlex Bennée
2018-01-22target/xtensa: allow different default CPU for MMU/noMMUMax Filippov
2018-01-09target/xtensa: implement GPIO32Max Filippov
2018-01-09target/xtensa: add internal/noop SRs and opcodesMax Filippov
2018-01-09target/xtensa: use libisa for instruction decodingMax Filippov
2017-12-18target/xtensa: extract FPU2000 opcode translatorsMax Filippov
2017-12-18target/xtensa: extract core opcode translatorsMax Filippov
2017-10-27xtensa: cleanup cpu type name compositionIgor Mammedov
2017-09-01xtensa: replace cpu_xtensa_init() with cpu_generic_init()Igor Mammedov
2017-06-06target/xtensa: support output to chardev consoleMax Filippov
2017-02-23target/xtensa: sim: instantiate local memoriesMax Filippov
2017-01-16target-xtensa: implement RER/WER instructionsMax Filippov
2017-01-15target/xtensa: implement MEMCTL SRMax Filippov
2017-01-15target/xtensa: support icountMax Filippov
2017-01-15target/xtensa: refactor CCOUNT/CCOMPAREMax Filippov
2017-01-15target/xtensa: implement RUNSTALLMax Filippov
2017-01-15target/xtensa: add static vectors selectionMax Filippov
2016-12-20Move target-* CPU file into a target/ folderThomas Huth