aboutsummaryrefslogtreecommitdiff
path: root/target/sparc/ldst_helper.c
AgeCommit message (Expand)Author
2024-05-06exec/cpu: Extract page-protection definitions to page-protection.hPhilippe Mathieu-Daudé
2024-04-12target/sparc: Use GET_ASI_CODE for ASI_KERNELTXT and ASI_USERTXTRichard Henderson
2024-03-12target/sparc: Prefer fast cpu_env() over slower CPU QOM cast macroPhilippe Mathieu-Daudé
2024-02-03target/sparc: Remove qt0, qt1 temporariesRichard Henderson
2024-02-03include/exec: Change cpu_mmu_index argument to CPUStateRichard Henderson
2023-10-25target/sparc: Avoid helper_raise_exception in helper_st_asiRichard Henderson
2023-10-25target/sparc: Implement check_align inlineRichard Henderson
2023-07-15accel/tcg: Return bool from page_check_rangeRichard Henderson
2023-05-23accel/tcg: Unify cpu_{ld,st}*_{be,le}_mmuRichard Henderson
2023-05-05target/sparc: Use cpu_ld*_code_mmuRichard Henderson
2023-01-18bulk: Rename TARGET_FMT_plx -> HWADDR_FMT_plxPhilippe Mathieu-Daudé
2022-02-21exec/exec-all: Move 'qemu/log.h' include in units requiring itPhilippe Mathieu-Daudé
2021-11-02target/sparc: Set fault address in sparc_cpu_do_unaligned_accessRichard Henderson
2021-11-02target/sparc: Remove DEBUG_UNALIGNEDRichard Henderson
2021-10-13target/sparc: Use cpu_*_mmu instead of helper_*_mmuRichard Henderson
2021-10-05tcg: Rename TCGMemOpIdx to MemOpIdxRichard Henderson
2020-11-15sparc tcg cpus: Fix Lesser GPL version numberChetan Pant
2020-01-15tcg: Search includes from the project root source directoryPhilippe Mathieu-Daudé
2019-09-17target/sparc: Switch to do_transaction_failed() hookPeter Maydell
2019-09-17target/sparc: Check for transaction failures in MXCC stream ASI accessesPeter Maydell
2019-09-17target/sparc: Check for transaction failures in MMU passthrough ASIsPeter Maydell
2019-09-17target/sparc: Factor out the body of sparc_cpu_unassigned_access()Peter Maydell
2019-06-10target/sparc: Use env_cpu, env_archcpuRichard Henderson
2019-05-10tcg: Use CPUClass::tlb_fill in cputlb.cRichard Henderson
2019-05-10target/sparc: Convert to CPUClass::tlb_fillRichard Henderson
2019-04-18target: Clean up how the dump_mmu() printMarkus Armbruster
2018-01-25accel/tcg: add size paremeter in tlb_fill()Laurent Vivier
2017-09-01sparc: embed sparc_def_t into CPUSPARCStateIgor Mammedov
2017-02-24cputlb and arm/sparc targets: convert mmuidx flushes from varg to bitmapAlex Bennée
2017-01-18target-sparc: store the UA2005 entries in sun4u formatArtyom Tarasenko
2017-01-18target-sparc: implement UA2005 ASI_MMU (0x21)Artyom Tarasenko
2017-01-18target-sparc: implement auto-demapping for UA2005 CPUsArtyom Tarasenko
2017-01-18target-sparc: simplify ultrasparc_tsb_pointerArtyom Tarasenko
2017-01-18target-sparc: implement UA2005 TSB PointersArtyom Tarasenko
2017-01-18target-sparc: use SparcV9MMU type for sparc64 I/D-MMUsArtyom Tarasenko
2017-01-18target-sparc: replace the last tlb entry when no free entries leftArtyom Tarasenko
2017-01-18target-sparc: ignore writes to UA2005 CPU mondo queue registerArtyom Tarasenko
2017-01-18target-sparc: allow priveleged ASIs in hyperprivileged modeArtyom Tarasenko
2017-01-18target-sparc: implement UA2005 scratchpad registersArtyom Tarasenko
2017-01-18target-sparc: simplify replace_tlb_entry by using TTE_PGSIZEArtyom Tarasenko
2017-01-18target-sparc: use explicit mmu register pointersArtyom Tarasenko
2017-01-18target-sparc: ignore MMU-faults if MMU is disabled in hypervisor modeArtyom Tarasenko
2017-01-13cputlb: drop flush_global flag from tlb_flushAlex Bennée
2016-12-20Move target-* CPU file into a target/ folderThomas Huth
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-18 07:52:47 +0000