aboutsummaryrefslogtreecommitdiff
path: root/target/riscv/gdbstub.c
AgeCommit message (Expand)Author
2021-05-11target/riscv: Use RISCVException enum for CSR accessAlistair Francis
2021-01-16target/riscv: Generate the GDB XML file for CSR registers dynamicallyBin Meng
2020-03-17gdbstub: extend GByteArray to read register helpersAlex Bennée
2020-02-27target/riscv: Add the Hypervisor CSRs to CPUStateAlistair Francis
2020-02-10riscv: Separate FPU register size from core register size in gdbstub [v2]Keith Packard
2019-10-28target/riscv: Make the priv register writable by GDBJonathan Behrens
2019-10-28target/riscv: Expose "priv" register for GDB for readsJonathan Behrens
2019-10-28target/riscv: Tell gdbstub the correct number of CSRsJonathan Behrens
2019-09-17gdbstub: riscv: fix the fflags registersKONRAD Frederic
2019-06-12Include qemu-common.h exactly where neededMarkus Armbruster
2019-03-19RISC-V: Add hooks to use the gdb xml files.Jim Wilson
2019-01-08RISC-V: Implement modular CSR helper interfaceMichael Clark
2018-03-07RISC-V GDB StubMichael Clark