aboutsummaryrefslogtreecommitdiff
path: root/target/riscv/csr.c
AgeCommit message (Expand)Author
2023-03-07includes: move tb_flush into its own headerAlex Bennée
2023-03-06riscv: Allow user to set the satp modeAlexandre Ghiti
2023-03-06riscv: Change type of valid_vm_1_10_[32|64] to boolAlexandre Ghiti
2023-03-01Merge patch series "RISCVCPUConfig related cleanups"Palmer Dabbelt
2023-03-01target/riscv/csr.c: avoid env_archcpu() usages when reading RISCVCPUConfigDaniel Henrique Barboza
2023-03-01target/riscv/csr.c: use riscv_cpu_cfg() to avoid env_cpu() pointersDaniel Henrique Barboza
2023-03-01target/riscv/csr.c: simplify mctr()Daniel Henrique Barboza
2023-03-01target/riscv/csr.c: use env_archcpu() in ctr()Daniel Henrique Barboza
2023-03-01Merge patch series "target/riscv: Add support for Svadu extension"Palmer Dabbelt
2023-03-01target/riscv: Add csr support for svaduWeiwei Li
2023-03-01target/riscv: Fix the relationship of PBMTE/STCE fields between menvcfg and h...Weiwei Li
2023-03-01target/riscv: Fix the relationship between menvcfg.PBMTE/STCE and Svpbmt/Sstc...Weiwei Li
2023-03-01Merge patch series "target/riscv: Various fixes to gdbstub and CSR access"Palmer Dabbelt
2023-03-01target/riscv: Group all predicate() routines togetherBin Meng
2023-03-01target/riscv: Drop priv level check in mseccfg predicate()Bin Meng
2023-03-01target/riscv: Allow debugger to access sstc CSRsBin Meng
2023-03-01target/riscv: Allow debugger to access {h, s}stateen CSRsBin Meng
2023-03-01target/riscv: Allow debugger to access seed CSRBin Meng
2023-03-01target/riscv: Allow debugger to access user timer and counter CSRsBin Meng
2023-03-01target/riscv: Avoid reporting odd-numbered pmpcfgX in the CSR XML for RV64Bin Meng
2023-03-01target/riscv: Simplify getting RISCVCPU pointer from envBin Meng
2023-03-01target/riscv: Simplify {read, write}_pmpcfg() a little bitBin Meng
2023-03-01target/riscv: Use 'bool' type for read_onlyBin Meng
2023-03-01target/riscv: Coding style fixes in csr.cBin Meng
2023-03-01target/riscv: Use g_assert() for the predicate() NULL checkBin Meng
2023-03-01target/riscv: Add some comments to clarify the priority policy of riscv_csrrw...Bin Meng
2023-03-01Merge patch series "target/riscv: Some updates to float point related extensi...Palmer Dabbelt
2023-03-01target/riscv: Simplify check for Zve32f and Zve64fWeiwei Li
2023-03-01target/riscv: remove RISCV_FEATURE_MMUDaniel Henrique Barboza
2023-03-01target/riscv: remove RISCV_FEATURE_PMPDaniel Henrique Barboza
2023-03-01target/riscv: remove RISCV_FEATURE_EPMPDaniel Henrique Barboza
2023-03-01target/riscv: remove RISCV_FEATURE_DEBUGDaniel Henrique Barboza
2023-03-01target/riscv: allow MISA writes as experimentalDaniel Henrique Barboza
2023-03-01target/riscv: do not mask unsupported QEMU extensions in write_misa()Daniel Henrique Barboza
2023-02-23target/riscv: Remove privileged spec version restriction for RVVFrank Chang
2023-02-07target/riscv: Update VS timer whenever htimedelta changesAnup Patel
2023-01-20target/riscv: Trap on writes to stimecmp from VS when hvictl.VTI=1Andrew Bresticker
2023-01-20target/riscv: Fix up masking of vsip/vsie accessesAndrew Bresticker
2023-01-06target/riscv: Typo fix in sstc() predicateAnup Patel
2023-01-06target/riscv: smstateen check for h/s/envcfgMayuresh Chitale
2023-01-06target/riscv: Add smstateen supportMayuresh Chitale
2022-09-27target/riscv: debug: Introduce tinfo CSRFrank Chang
2022-09-27target/riscv: debug: Determine the trigger type from tdata1.typeFrank Chang
2022-09-27target/riscv: fix csr check for cycle{h}, instret{h}, time{h}, hpmcounter3-31{h}Weiwei Li
2022-09-07target/riscv: Update the privilege field for sscofpmf CSRsAtish Patra
2022-09-07target/riscv: Simplify counter predicate functionAtish Patra
2022-09-07target/riscv: Add sscofpmf extension supportAtish Patra
2022-09-07target/riscv: Add vstimecmp supportAtish Patra
2022-09-07target/riscv: Add stimecmp supportAtish Patra
2022-09-07target/riscv: Use official extension names for AIA CSRsAnup Patel
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-23 16:41:28 +0000