aboutsummaryrefslogtreecommitdiff
path: root/target/riscv/cpu.c
AgeCommit message (Expand)Author
2023-07-19target/riscv/cpu.c: check priv_ver before auto-enable zca/zcd/zcfDaniel Henrique Barboza
2023-07-10riscv: Add support for the Zfa extensionChristoph Müllner
2023-07-10target/riscv/cpu.c: create KVM mock propertiesDaniel Henrique Barboza
2023-07-10target/riscv/cpu.c: remove priv_ver check from riscv_isa_string_ext()Daniel Henrique Barboza
2023-07-10target/riscv/cpu.c: add satp_mode properties earlierDaniel Henrique Barboza
2023-07-10target/riscv/kvm.c: add multi-letter extension KVM propertiesDaniel Henrique Barboza
2023-07-10target/riscv: add KVM specific MISA propertiesDaniel Henrique Barboza
2023-07-10target/riscv/cpu: add misa_ext_info_arr[]Daniel Henrique Barboza
2023-07-10target/riscv: use KVM scratch CPUs to init KVM propertiesDaniel Henrique Barboza
2023-07-10target/riscv/cpu.c: restrict 'marchid' valueDaniel Henrique Barboza
2023-07-10target/riscv/cpu.c: restrict 'mimpid' valueDaniel Henrique Barboza
2023-07-10target/riscv/cpu.c: restrict 'mvendorid' valueDaniel Henrique Barboza
2023-07-10target/riscv: skip features setup for KVM CPUsDaniel Henrique Barboza
2023-07-10target/riscv: Expose properties for BF16 extensionsWeiwei Li
2023-07-10target/riscv: Add properties for BF16 extensionsWeiwei Li
2023-07-10target/riscv: Add RVV registers to logIvan Klokov
2023-07-10target/riscv/cpu.c: fix veyron-v1 CPU propertiesDaniel Henrique Barboza
2023-07-10target/riscv: Use xl instead of mxl for disassembleLIU Zhiwei
2023-06-28target/riscv: Restrict KVM-specific fields from ArchCPUPhilippe Mathieu-Daudé
2023-06-13target/riscv: Enable PC-relative translationWeiwei Li
2023-06-13target/riscv: Pass RISCVCPUConfig as target_info to disassemble_infoWeiwei Li
2023-06-13target/riscv: smstateen knobsMayuresh Chitale
2023-06-13target/riscv: rework write_misa()Daniel Henrique Barboza
2023-06-13target/riscv/cpu.c: remove cfg setup from riscv_cpu_init()Daniel Henrique Barboza
2023-06-13target/riscv/cpu.c: validate extensions before riscv_timer_init()Daniel Henrique Barboza
2023-06-13target/riscv/cpu.c: add riscv_cpu_validate_misa_mxl()Daniel Henrique Barboza
2023-06-13target/riscv/cpu.c: add priv_spec validate/disable_exts helpersDaniel Henrique Barboza
2023-06-13target/riscv: Mask the implicitly enabled extensions in isa_string based on p...Weiwei Li
2023-06-13target/riscv: add PRIV_VERSION_LATESTDaniel Henrique Barboza
2023-06-13target/riscv/cpu.c: remove set_priv_version()Daniel Henrique Barboza
2023-06-13target/riscv/cpu.c: remove set_vext_version()Daniel Henrique Barboza
2023-06-13target/riscv/cpu.c: add riscv_cpu_validate_v()Daniel Henrique Barboza
2023-06-13target/riscv: Move zc* out of the experimental propertiesWeiwei Li
2023-05-05target/riscv: add Ventana's Veyron V1 CPURahul Pathak
2023-05-05target/riscv: add TYPE_RISCV_DYNAMIC_CPUDaniel Henrique Barboza
2023-05-05target/riscv: Add a general status enum for extensionsLIU Zhiwei
2023-05-05target/riscv: Use check for relationship between Zdinx/Zhinx{min} and ZfinxWeiwei Li
2023-05-05target/riscv/cpu.c: redesign register_cpu_props()Daniel Henrique Barboza
2023-05-05target/riscv: add RVG and remove cpu->cfg.ext_gDaniel Henrique Barboza
2023-05-05target/riscv: remove cfg.ext_g setup from rv64_thead_c906_cpu_init()Daniel Henrique Barboza
2023-05-05target/riscv: remove riscv_cpu_sync_misa_cfg()Daniel Henrique Barboza
2023-05-05target/riscv: remove cpu->cfg.ext_vDaniel Henrique Barboza
2023-05-05target/riscv: remove cpu->cfg.ext_jDaniel Henrique Barboza
2023-05-05target/riscv: remove cpu->cfg.ext_hDaniel Henrique Barboza
2023-05-05target/riscv: remove cpu->cfg.ext_uDaniel Henrique Barboza
2023-05-05target/riscv: remove cpu->cfg.ext_sDaniel Henrique Barboza
2023-05-05target/riscv: remove cpu->cfg.ext_mDaniel Henrique Barboza
2023-05-05target/riscv: remove cpu->cfg.ext_eDaniel Henrique Barboza
2023-05-05target/riscv: remove cpu->cfg.ext_iDaniel Henrique Barboza
2023-05-05target/riscv: remove cpu->cfg.ext_fDaniel Henrique Barboza
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-19 10:52:26 +0000