aboutsummaryrefslogtreecommitdiff
path: root/target/mips/cpu-defs.c.inc
AgeCommit message (Expand)Author
2024-01-05target/mips: Use generic cpu_list()Gavin Shan
2023-08-31hw/mips: spelling fixesMichael Tokarev
2023-07-10target/mips: enable GINVx support for I6400 and I6500Marcin Nowakowski
2023-07-10target/mips: Add support of two XBurst CPUsSiarhei Volkau
2023-07-10target/mips: Implement Loongson CSR instructionsJiaxun Yang
2023-03-08target/mips: Set correct CP0.Config[4, 5] values for M14K(c)Marcin Nowakowski
2023-03-08target/mips: Implement CP0.Config7.WII bit supportMarcin Nowakowski
2022-11-08target/mips: Disable DSP ASE for Octeon68XXJiaxun Yang
2022-07-12target/mips: introduce Cavium Octeon CPU modelPavel Dovgalyuk
2021-11-02target/mips: Remove obsolete FCR0_HAS2008 comment on P5600 CPUPhilippe Mathieu-Daudé
2021-11-02target/mips: Fix Loongson-3A4000 MSAIR config registerPhilippe Mathieu-Daudé
2021-08-25target/mips: Allow Loongson 3A1000 to use up to 48-bit VAddrPhilippe Mathieu-Daudé
2021-08-25target/mips: Document Loongson-3A CPU definitionsPhilippe Mathieu-Daudé
2021-01-14target/mips: Remove vendor specific CPU definitionsPhilippe Mathieu-Daudé
2021-01-14target/mips: Remove CPU_NANOMIPS32 definitionPhilippe Mathieu-Daudé
2021-01-14target/mips: Move msa_reset() to msa_helper.cPhilippe Mathieu-Daudé
2021-01-14target/mips: Remove now unused ASE_MSA definitionPhilippe Mathieu-Daudé
2021-01-14target/mips: Simplify msa_reset()Philippe Mathieu-Daudé
2021-01-14target/mips: Rename translate_init.c as cpu-defs.cPhilippe Mathieu-Daudé