aboutsummaryrefslogtreecommitdiff
path: root/target/microblaze
AgeCommit message (Expand)Author
2018-05-29target-microblaze: Consolidate MMU enabled checksEdgar E. Iglesias
2018-05-29target-microblaze: cpu_mmu_index: Fixup indentationEdgar E. Iglesias
2018-05-29target-microblaze: Use tcg_gen_movcond in eval_cond_jmpEdgar E. Iglesias
2018-05-29target-microblaze: Convert env_btarget to i64Edgar E. Iglesias
2018-05-29target-microblaze: Remove argument b in eval_cc()Edgar E. Iglesias
2018-05-29target-microblaze: Use table based condition-codes conversionEdgar E. Iglesias
2018-05-29target-microblaze: mmu: Cleanup debug log messagesEdgar E. Iglesias
2018-05-29target-microblaze: Simplify address computation using tcg_gen_addi_i32()Edgar E. Iglesias
2018-05-29target-microblaze: Allow address sizes between 32 and 64 bitsEdgar E. Iglesias
2018-05-29target-microblaze: Add support for extended access to TLBLOEdgar E. Iglesias
2018-05-29target-microblaze: dec_msr: Plug a temp leakEdgar E. Iglesias
2018-05-29target-microblaze: mmu: Add a configurable output address maskEdgar E. Iglesias
2018-05-29target-microblaze: mmu: Prepare for 64-bit addressesEdgar E. Iglesias
2018-05-29target-microblaze: mmu: Remove unused register stateEdgar E. Iglesias
2018-05-29target-microblaze: mmu: Add R_TBLX_MISS macrosEdgar E. Iglesias
2018-05-29target-microblaze: Implement MFSE EAREdgar E. Iglesias
2018-05-29target-microblaze: Add Extended AddressingEdgar E. Iglesias
2018-05-29target-microblaze: Setup for 64bit addressingEdgar E. Iglesias
2018-05-29target-microblaze: Make special registers 64-bitEdgar E. Iglesias
2018-05-29target-microblaze: dec_msr: Fix MTS to FSREdgar E. Iglesias
2018-05-29target-microblaze: dec_msr: Reuse more code when reg-decodingEdgar E. Iglesias
2018-05-29target-microblaze: dec_msr: Use bool and extract32Edgar E. Iglesias
2018-05-29target-microblaze: Break out trap_illegal()Edgar E. Iglesias
2018-05-29target-microblaze: Break out trap_userspace()Edgar E. Iglesias
2018-05-29target-microblaze: Name special registers we supportEdgar E. Iglesias
2018-05-29target-microblaze: Use TCGv for load/store addressesEdgar E. Iglesias
2018-05-29target-microblaze: Remove pointer indirection for ld/st addressesEdgar E. Iglesias
2018-05-29target-microblaze: Make compute_ldst_addr always use a tempEdgar E. Iglesias
2018-05-29target-microblaze: Bypass MMU with MMU_NOMMU_IDXEdgar E. Iglesias
2018-05-29target-microblaze: Conditionalize setting of PVR11_USE_MMUEdgar E. Iglesias
2018-05-29target-microblaze: Remove USE_MMU PVR checksEdgar E. Iglesias
2018-05-29target-microblaze: Tighten up TCGv_i32 vs TCGv type usageEdgar E. Iglesias
2018-05-29target-microblaze: Correct the PVR array sizeEdgar E. Iglesias
2018-05-29target-microblaze: Correct special register array sizesEdgar E. Iglesias
2018-05-29target-microblaze: Fallback to our latest CPU versionEdgar E. Iglesias
2018-05-29target-microblaze: compute_ldst_addr: Use bool instead of intEdgar E. Iglesias
2018-05-29target-microblaze: dec_store: Use bool instead of unsigned intEdgar E. Iglesias
2018-05-29target-microblaze: dec_load: Use bool instead of unsigned intEdgar E. Iglesias
2018-05-09target/microblaze: avoid integer overflow in next_page PC checkEmilio G. Cota
2018-04-30target-microblaze: mmu: Make the TLBX MISS bit read-onlyEdgar E. Iglesias
2018-04-30target-microblaze: mmu: Make TLBSX write-onlyEdgar E. Iglesias
2018-04-30target-microblaze: Don't clobber the IMM reg for ld/st reversedEdgar E. Iglesias
2018-04-30target-microblaze: Fix trap checks for FPU insnsEdgar E. Iglesias
2018-04-30target-microblaze: Respect MSR.PVR as read-onlyEdgar E. Iglesias
2018-03-19cpu: get rid of unused cpu_init() definesIgor Mammedov
2018-03-19cpu: add CPU_RESOLVING_TYPE macroIgor Mammedov
2018-02-21target/*/cpu.h: remove softfloat.hAlex Bennée
2018-02-05qdev: use device_class_set_parent_realize/unrealize/reset()Philippe Mathieu-Daudé
2018-01-25accel/tcg: add size paremeter in tlb_fill()Laurent Vivier
2017-12-29tcg: Dynamically allocate TCGOpsRichard Henderson
generated by cgit v1.2.3 (git 2.26.2) at 2024-11-22 19:20:14 +0000