aboutsummaryrefslogtreecommitdiff
path: root/target/arm
AgeCommit message (Expand)Author
2023-06-20meson: Replace softmmu_ss -> system_ssPhilippe Mathieu-Daudé
2023-06-19target/arm: Convert load/store tags insns to decodetreePeter Maydell
2023-06-19target/arm: Convert load/store single structure to decodetreePeter Maydell
2023-06-19target/arm: Convert load/store (multiple structures) to decodetreePeter Maydell
2023-06-19target/arm: Convert LDAPR/STLR (imm) to decodetreePeter Maydell
2023-06-19target/arm: Convert load (pointer auth) insns to decodetreePeter Maydell
2023-06-19target/arm: Convert atomic memory ops to decodetreePeter Maydell
2023-06-19target/arm: Convert LDR/STR reg+reg to decodetreePeter Maydell
2023-06-19target/arm: Convert LDR/STR with 12-bit immediate to decodetreePeter Maydell
2023-06-19target/arm: Convert ld/st reg+imm9 insns to decodetreePeter Maydell
2023-06-19target/arm: Convert load/store-pair to decodetreePeter Maydell
2023-06-19target/arm: Convert load reg (literal) group to decodetreePeter Maydell
2023-06-19target/arm: Convert LDXP, STXP, CASP, CAS to decodetreePeter Maydell
2023-06-19target/arm: Convert load/store exclusive and ordered to decodetreePeter Maydell
2023-06-19target/arm: Convert exception generation instructions to decodetreePeter Maydell
2023-06-19target/arm: Convert MSR (reg), MRS, SYS, SYSL to decodetreePeter Maydell
2023-06-19target/arm: Convert MSR (immediate) to decodetreePeter Maydell
2023-06-19target/arm: Convert CFINV, XAFLAG and AXFLAG to decodetreePeter Maydell
2023-06-19target/arm: Convert barrier insns to decodetreePeter Maydell
2023-06-19target/arm: Convert hint instruction space to decodetreePeter Maydell
2023-06-19target/arm: Consistently use finalize_memop_asimd() for ASIMD loads/storesPeter Maydell
2023-06-19target/arm: Pass memop to gen_mte_check1_mmuidx() in reg_imm9 decodePeter Maydell
2023-06-19target/arm: Return correct result for LDG when ATA=0Peter Maydell
2023-06-19target/arm: Fix return value from LDSMIN/LDSMAX 8/16 bit atomicsPeter Maydell
2023-06-15target/arm: Allow users to set the number of VFP registersCédric Le Goater
2023-06-07target/arm: Only include tcg/oversized-guest.h if CONFIG_TCGRichard Henderson
2023-06-06Merge tag 'pull-target-arm-20230606' of https://git.linaro.org/people/pmaydel...Richard Henderson
2023-06-06target/arm: trap DCC access in user mode emulationZhuojia Shen
2023-06-06target/arm: allow DC CVA[D]P in user mode emulationZhuojia Shen
2023-06-06target/arm: Enable FEAT_LSE2 for -cpu maxRichard Henderson
2023-06-06target/arm: Move mte check for store-exclusiveRichard Henderson
2023-06-06target/arm: Relax ordered/atomic alignment checks for LSE2Richard Henderson
2023-06-06target/arm: Add SCTLR.nAA to TBFLAG_A64Richard Henderson
2023-06-06target/arm: Check alignment in helper_mte_checkRichard Henderson
2023-06-06target/arm: Pass single_memop to gen_mte_checkNRichard Henderson
2023-06-06target/arm: Pass memop to gen_mte_check1*Richard Henderson
2023-06-06target/arm: Hoist finalize_memop out of do_fp_{ld, st}Richard Henderson
2023-06-06target/arm: Hoist finalize_memop out of do_gpr_{ld, st}Richard Henderson
2023-06-06target/arm: Load/store integer pair with one tcg operationRichard Henderson
2023-06-06target/arm: Sink gen_mte_check1 into load/store_exclusiveRichard Henderson
2023-06-06target/arm: Use tcg_gen_qemu_{ld, st}_i128 in gen_sve_{ld, st}rRichard Henderson
2023-06-06target/arm: Use tcg_gen_qemu_st_i128 for STZG, STZ2GRichard Henderson
2023-06-06target/arm: Use tcg_gen_qemu_{st, ld}_i128 for do_fp_{st, ld}Richard Henderson
2023-06-06target/arm: Use tcg_gen_qemu_ld_i128 for LDXPRichard Henderson
2023-06-06target/arm: Introduce finalize_memop_{atom,pair}Richard Henderson
2023-06-06target/arm: Add feature test for FEAT_LSE2Richard Henderson
2023-06-06target/arm: Add commentary for CPUARMState.exclusive_highRichard Henderson
2023-06-06hvf: add guest debugging handlers for Apple Silicon hostsFrancesco Cagnin
2023-06-06hvf: add breakpoint handlersFrancesco Cagnin
2023-06-06hvf: handle access for more registersFrancesco Cagnin