aboutsummaryrefslogtreecommitdiff
path: root/target-xtensa/translate.c
AgeCommit message (Expand)Author
2016-12-20Move target-* CPU file into a target/ folderThomas Huth
2016-11-01log: Add locking to large logging blocksRichard Henderson
2016-10-28clean-up: removed duplicate #includesAnand J
2016-06-20exec: [tcg] Track which vCPU is performing translation and executionLluís Vilanova
2016-06-05target-*: dfilter support for in_asmRichard Henderson
2016-05-19cpu: move exec-all.h inclusion out of cpu.hPaolo Bonzini
2016-05-12tcg: Allow goto_tb to any target PC in user modeSergey Fedorov
2016-03-01tcg: Add type for vCPU pointersLluís Vilanova
2016-02-09tcg: Change tcg_global_mem_new_* to take a TCGv_ptrRichard Henderson
2016-02-03log: do not unnecessarily include qom/cpu.hPaolo Bonzini
2016-01-29xtensa: Clean up includesPeter Maydell
2015-12-17xtensa: avoid "naked" qemu_logPaolo Bonzini
2015-10-28target-*: Advance pc after recognizing a breakpointRichard Henderson
2015-10-21target-xtensa: implement S32NBMax Filippov
2015-10-21target-xtensa: implement depbits instructionMax Filippov
2015-10-21target-xtensa: add window overflow check to L32E/S32EMax Filippov
2015-10-07tcg: Remove gen_intermediate_code_pcRichard Henderson
2015-10-07tcg: Pass data argument to restore_state_to_opcRichard Henderson
2015-10-07tcg: Add TCG_MAX_INSNSRichard Henderson
2015-10-07target-*: Introduce and use cpu_breakpoint_testRichard Henderson
2015-10-07target-*: Increment num_insns immediately after tcg_gen_insn_startRichard Henderson
2015-10-07target-*: Unconditionally emit tcg_gen_insn_startRichard Henderson
2015-10-07tcg: Rename debug_insn_start to insn_startRichard Henderson
2015-08-24tcg: Remove tcg_gen_trunc_i64_i32Richard Henderson
2015-07-06target-xtensa: add 64-bit floating point registersMax Filippov
2015-06-22disas: Remove uses of CPU envPeter Crosthwaite
2015-06-19semihosting: create SemihostingConfig structure and semihost.hLeon Alrae
2015-03-13tcg: Change translator-side labels to a pointerRichard Henderson
2015-02-12tcg: Introduce tcg_op_buf_count and tcg_op_buf_fullRichard Henderson
2015-02-12tcg: Move emit of INDEX_op_end into gen_tb_endRichard Henderson
2015-01-03gen-icount: check cflags instead of use_icount globalPaolo Bonzini
2014-12-17target-xtensa: don't generate dead codeMax Filippov
2014-12-17target-xtensa: record available window in TB flagsMax Filippov
2014-12-17target-xtensa: fix translation for opcodes crossing page boundaryMax Filippov
2014-08-12trace: [tcg] Include TCG-tracing header on all targetsLluís Vilanova
2014-06-05softmmu: introduce cpu_ldst.hPaolo Bonzini
2014-05-28tcg: Invert the inclusion of helper.hRichard Henderson
2014-05-26target-xtensa: fix cross-page jumps/calls at the end of TBMax Filippov
2014-03-13cpu: Move breakpoints field from CPU_COMMON to CPUStateAndreas Färber
2014-02-24target-xtensa: provide HW confg ID registersMax Filippov
2014-02-24target-xtensa: add basic checks to icache opcodesMax Filippov
2014-02-24target-xtensa: add basic checks to dcache opcodesMax Filippov
2014-02-24target-xtensa: add RRRI4 opcode format fieldsMax Filippov
2013-10-15target-xtensa: add in_asm loggingMax Filippov
2013-10-10tcg: Move helper registration into tcg_context_initRichard Henderson
2013-09-02tcg: Change tcg_gen_exit_tb argument to uintptr_tRichard Henderson
2013-07-29target-xtensa: check register window inlineMax Filippov
2013-07-29target-xtensa: don't generate dead code to access invalid SRsMax Filippov
2013-07-29target-xtensa: avoid double-stopping at breakpointsMax Filippov
2013-07-23cpu: Move singlestep_enabled field from CPU_COMMON to CPUStateAndreas Färber
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-02 12:21:36 +0000