aboutsummaryrefslogtreecommitdiff
path: root/target-openrisc
AgeCommit message (Expand)Author
2012-12-16exec: refactor cpu_restore_stateBlue Swirl
2012-12-08TCG: Use gen_opc_instr_start from context instead of global variable.Evgeny Voevodin
2012-12-08TCG: Use gen_opc_icount from context instead of global variable.Evgeny Voevodin
2012-12-08TCG: Use gen_opc_pc from context instead of global variable.Evgeny Voevodin
2012-11-24target-openrisc: remove conflicting definitions from cpu.hAurelien Jarno
2012-11-17TCG: Use gen_opc_buf from context instead of global variable.Evgeny Voevodin
2012-11-17TCG: Use gen_opc_ptr from context instead of global variable.Evgeny Voevodin
2012-11-10disas: avoid using cpu_single_envBlue Swirl
2012-10-31cpus: Pass CPUState to [qemu_]cpu_has_work()Andreas Färber
2012-10-23Rename target_phys_addr_t to hwaddrAvi Kivity
2012-09-27Emit debug_insn for CPU_LOG_TB_OP_OPT as well.Richard Henderson
2012-07-27target-or32: Add linux user supportJia Liu
2012-07-27target-or32: Add system instructionsJia Liu
2012-07-27target-or32: Add timer supportJia Liu
2012-07-27target-or32: Add PIC supportJia Liu
2012-07-27target-or32: Add instruction translationJia Liu
2012-07-27target-or32: Add float instruction helpersJia Liu
2012-07-27target-or32: Add int instruction helpersJia Liu
2012-07-27target-or32: Add exception supportJia Liu
2012-07-27target-or32: Add interrupt supportJia Liu
2012-07-27target-or32: Add MMU supportJia Liu
2012-07-27target-or32: Add target stubs and QOM cpuJia Liu
generated by cgit v1.2.3 (git 2.26.2) at 2024-11-27 12:31:26 +0000