aboutsummaryrefslogtreecommitdiff
path: root/target-i386/translate.c
AgeCommit message (Expand)Author
2016-12-20Move target-* CPU file into a target/ folderThomas Huth
2016-11-01log: Add locking to large logging blocksRichard Henderson
2016-10-26target-i386: remove helper_lock()Emilio G. Cota
2016-10-26target-i386: emulate XCHG using atomic helperEmilio G. Cota
2016-10-26target-i386: emulate LOCK'ed BTX ops using atomic helpersEmilio G. Cota
2016-10-26target-i386: emulate LOCK'ed XADD using atomic helperEmilio G. Cota
2016-10-26target-i386: emulate LOCK'ed NEG using cmpxchg helperEmilio G. Cota
2016-10-26target-i386: emulate LOCK'ed NOT using atomic helperEmilio G. Cota
2016-10-26target-i386: emulate LOCK'ed INC using atomic helperEmilio G. Cota
2016-10-26target-i386: emulate LOCK'ed OP instructions using atomic helpersEmilio G. Cota
2016-10-26target-i386: emulate LOCK'ed cmpxchg using cmpxchg helpersEmilio G. Cota
2016-10-24target-i386: fix 32-bit addresses in LEAPaolo Bonzini
2016-09-16target-i386: Generate fences for x86Pranith Kumar
2016-08-02target-i386: fix typo in xsetbv implementationDave Hansen
2016-07-19target-i386: Remove redundant HF_SOFTMMU_MASKSergey Fedorov
2016-06-20exec: [tcg] Track which vCPU is performing translation and executionLluís Vilanova
2016-06-05target-*: dfilter support for in_asmRichard Henderson
2016-05-23target-i386: Move TCG initialization check to tcg_x86_init()Eduardo Habkost
2016-05-23target-i386: key sfence availability on CPUID_SSE, not CPUID_SSE2Paolo Bonzini
2016-05-19cpu: move exec-all.h inclusion out of cpu.hPaolo Bonzini
2016-05-12tcg: Allow goto_tb to any target PC in user modeSergey Fedorov
2016-05-12tcg: Clean up direct block chaining safety checksSergey Fedorov
2016-05-12tb: consistently use uint32_t for tb->flagsEmilio G. Cota
2016-03-24target-i386: implement PKE for TCGPaolo Bonzini
2016-03-14target-i386: Dump unknown opcodes with -d unimpRichard Henderson
2016-03-14target-i386: Fix inhibit irq mask handlingRichard Henderson
2016-03-14target-i386: Use gen_nop_modrm for prefetch instructionsRichard Henderson
2016-03-14target-i386: Fix addr16 prefixPaolo Bonzini
2016-03-14target-i386: Fix SMSW for 64-bit modeRichard Henderson
2016-03-14target-i386: Fix SMSW and LMSW from/to registerPaolo Bonzini
2016-03-14target-i386: Avoid repeated calls to the bnd_jmp helperPaolo Bonzini
2016-03-01tcg: Add type for vCPU pointersLluís Vilanova
2016-02-15target-i386: Implement FSGSBASERichard Henderson
2016-02-15target-i386: Clear bndregs during legacy near jumpsRichard Henderson
2016-02-15target-i386: Implement BNDLDX, BNDSTXRichard Henderson
2016-02-15target-i386: Implement BNDCL, BNDCU, BNDCNRichard Henderson
2016-02-15target-i386: Implement BNDMOVRichard Henderson
2016-02-15target-i386: Implement BNDMKRichard Henderson
2016-02-13target-i386: Split up gen_lea_modrmRichard Henderson
2016-02-13target-i386: Perform set/reset_inhibit_irq inlineRichard Henderson
2016-02-13target-i386: Enable control registers for MPXRichard Henderson
2016-02-13target-i386: Implement XSAVEOPTRichard Henderson
2016-02-13target-i386: Add XSAVE extensionRichard Henderson
2016-02-13target-i386: Rearrange processing of 0F AERichard Henderson
2016-02-13target-i386: Rearrange processing of 0F 01Richard Henderson
2016-02-13target-i386: Split fxsave/fxrstor implementationRichard Henderson
2016-02-09target-i386: Deconstruct the cpu_T arrayRichard Henderson
2016-02-09target-i386: Tidy gen_add_A0_imRichard Henderson
2016-02-09target-i386: Rewrite leaveRichard Henderson
2016-02-09target-i386: Rewrite gen_enter inlineRichard Henderson