aboutsummaryrefslogtreecommitdiff
path: root/target-arm/translate-a64.c
AgeCommit message (Expand)Author
2016-12-20Move target-* CPU file into a target/ folderThomas Huth
2016-12-05target-arm/translate-a64: fix gen_load_exclusiveAlex Bennée
2016-11-01log: Add locking to large logging blocksRichard Henderson
2016-10-26target-arm: emulate aarch64's LL/SC using cmpxchg helpersEmilio G. Cota
2016-10-17target-arm: Comments added to identify cases in a switchThomas Hanson
2016-10-17target-arm: Code changes to implement overwrite of tag field on PC loadThomas Hanson
2016-10-17target-arm: Infrastucture changes to enable handling of tagged address loadin...Thomas Hanson
2016-10-04target-arm: A64: Fix decoding of iss_sf in disas_ld_litEdgar E. Iglesias
2016-09-16target-aarch64: Generate fences for aarch64Pranith Kumar
2016-06-06target-arm: A64: Create Instruction Syndromes for Data AbortsEdgar E. Iglesias
2016-05-19cpu: move exec-all.h inclusion out of cpu.hPaolo Bonzini
2016-05-12tcg: Allow goto_tb to any target PC in user modeSergey Fedorov
2016-05-12target-arm/translate-a64.c: Unify some of the ldst_reg decodingEdgar E. Iglesias
2016-05-12target-arm/translate-a64.c: Use extract32 in disas_ldst_reg_imm9Edgar E. Iglesias
2016-03-22target-arm: dfilter support for in_asmAlex Bennée
2016-03-04target-arm: introduce tbflag for endiannessPeter Crosthwaite
2016-03-04target-arm: a64: Add endianness supportPeter Crosthwaite
2016-03-04target-arm: introduce disas flag for endiannessPaolo Bonzini
2016-03-04target-arm: implement SCTLR.B, drop bswap_codePaolo Bonzini
2016-02-11target-arm: Add isread parameter to CPAccessFnsPeter Maydell
2016-02-09tcg: Change tcg_global_mem_new_* to take a TCGv_ptrRichard Henderson
2016-02-03log: do not unnecessarily include qom/cpu.hPaolo Bonzini
2016-01-18target-arm: Clean up includesPeter Maydell
2015-11-24target-arm/translate-a64.c: Correct unallocated checks for ldst_exclPeter Maydell
2015-11-12target-arm: Update PC before calling gen_helper_check_breakpoints()Sergey Fedorov
2015-11-03target-arm: Report S/NS status in the CPU debug logsPeter Maydell
2015-11-03target-arm: Bring AArch64 debug CPU display of PSTATE into line with AArch32Peter Maydell
2015-10-28target-*: Advance pc after recognizing a breakpointRichard Henderson
2015-10-16target-arm: Fix CPU breakpoint handlingSergey Fedorov
2015-10-16target-arm: Break the TB after ISB to execute self-modified code correctlySergey Sorokin
2015-10-07tcg: Remove gen_intermediate_code_pcRichard Henderson
2015-10-07tcg: Add TCG_MAX_INSNSRichard Henderson
2015-10-07target-arm: Add condexec state to insn_startRichard Henderson
2015-10-07target-*: Introduce and use cpu_breakpoint_testRichard Henderson
2015-10-07target-*: Increment num_insns immediately after tcg_gen_insn_startRichard Henderson
2015-10-07target-*: Unconditionally emit tcg_gen_insn_startRichard Henderson
2015-10-07tcg: Rename debug_insn_start to insn_startRichard Henderson
2015-09-14target-arm: Use tcg_gen_extrh_i64_i32Richard Henderson
2015-09-14target-arm: Recognize RORRichard Henderson
2015-09-14target-arm: Eliminate unnecessary zero-extend in disas_bitfieldRichard Henderson
2015-09-14target-arm: Recognize UXTB, UXTH, LSR, LSLRichard Henderson
2015-09-14target-arm: Recognize SXTB, SXTH, SXTW, ASRRichard Henderson
2015-09-14target-arm: Implement fcsel with movcondRichard Henderson
2015-09-14target-arm: Implement ccmp branchlessRichard Henderson
2015-09-14target-arm: Use setcond and movcond for cselRichard Henderson
2015-09-14target-arm: Share all common TCG temporariesRichard Henderson
2015-09-08target-arm: Fix default_exception_el() function for the case when EL3 is not ...Sergey Sorokin
2015-09-07target-arm: Wire up HLT 0xf000 as the A64 semihosting instructionPeter Maydell
2015-08-24tcg: Remove tcg_gen_trunc_i64_i32Richard Henderson
2015-07-06target-arm: Split DISAS_YIELD from DISAS_WFEPeter Maydell
generated by cgit v1.2.3 (git 2.26.2) at 2024-11-24 00:56:41 +0000