aboutsummaryrefslogtreecommitdiff
path: root/include
AgeCommit message (Expand)Author
2024-08-07Merge tag 'for-upstream' of https://repo.or.cz/qemu/kevin into stagingRichard Henderson
2024-08-06block/graph-lock: Make WITH_GRAPH_RDLOCK_GUARD() fully checkedKevin Wolf
2024-08-06hw/loongarch/virt: Replace Loongson IPI with LoongArch IPIBibo Mao
2024-08-06hw/intc/loongarch_ipi: Add loongarch IPI supportBibo Mao
2024-08-06hw/intc/loongson_ipi: Move common code to loongson_ipi_common.cBibo Mao
2024-08-06hw/intc/loongson_ipi: Expose loongson_ipi_core_read/write helpersBibo Mao
2024-08-06hw/intc/loongson_ipi: Add LoongsonIPICommonClass::cpu_by_arch_id handlerBibo Mao
2024-08-06hw/intc/loongson_ipi: Add LoongsonIPICommonClass::get_iocsr_as handlerBibo Mao
2024-08-06hw/intc/loongson_ipi: Move IPICore structure to loongson_ipi_common.hBibo Mao
2024-08-06hw/intc/loongson_ipi: Move IPICore::mmio_mem to LoongsonIPIStateBibo Mao
2024-08-06hw/intc/loongson_ipi: Move common definitions to loongson_ipi_common.hBibo Mao
2024-08-06hw/intc/loongson_ipi: Add TYPE_LOONGSON_IPI_COMMON stubBibo Mao
2024-08-06hw/intc/loongson_ipi: Rename LoongsonIPI -> LoongsonIPIStateBibo Mao
2024-08-05qemu/osdep: Add excluded fd parameter to qemu_close_all_open_fd()Clément Léger
2024-08-05qemu/osdep: Move close_all_open_fds() to oslib-posixClément Léger
2024-08-02virtio-net: Fix network stall at the host side waiting for kickthomas
2024-08-01Revert "hw/pci: Rename has_power to enabled"Michael S. Tsirkin
2024-08-01Revert "pcie_sriov: Ensure VF function number does not overflow"Michael S. Tsirkin
2024-08-01Revert "pcie_sriov: Reuse SR-IOV VF device instances"Michael S. Tsirkin
2024-08-01Revert "pcie_sriov: Remove num_vfs from PCIESriovPF"Michael S. Tsirkin
2024-08-01Revert "pcie_sriov: Register VFs after migration"Michael S. Tsirkin
2024-08-01Revert "pcie_sriov: Allow user to create SR-IOV device"Michael S. Tsirkin
2024-08-01Revert "virtio-pci: Implement SR-IOV PF"Michael S. Tsirkin
2024-07-31target/i386/cpu: Mask off SGX/SGX_LC feature words for non-PC machineZhao Liu
2024-07-31osdep.h: Clean up no-longer-needed back-compat for macOS 10Peter Maydell
2024-07-26pnv/xive2: Dump more END state with 'info pic'Frederic Barrat
2024-07-26pnv/xive2: Move xive2_nvp_pic_print_info() to xive2.cFrederic Barrat
2024-07-26pnv/xive: Support cache flush and queue sync inject with notificationsNicholas Piggin
2024-07-26hw/ppc: SPI controller wiring to P10 chipChalapathi V
2024-07-26hw/ssi: Extend SPI modelChalapathi V
2024-07-26hw/ssi: Add SPI modelChalapathi V
2024-07-26ppc/pnv: Remove ppc target dependency from pnv_xscom.hChalapathi V
2024-07-26ppc/pnv: Add an LPAR per core machine optionNicholas Piggin
2024-07-26ppc/pnv: Implement POWER10 PC xscom registers for direct controlsNicholas Piggin
2024-07-26ppc/pnv: Add a CPU nmi and resume functionNicholas Piggin
2024-07-26ppc/pnv: Add POWER10 ChipTOD quirk for big-coreNicholas Piggin
2024-07-26ppc/pnv: Add a big-core mode that joins two regular coresNicholas Piggin
2024-07-26ppc/pnv: Extend chip_pir class method to TIR as wellNicholas Piggin
2024-07-26ppc/pnv: use class attribute to limit SMT threads for different machinesNicholas Piggin
2024-07-26target/ppc: Move SPR indirect registers into PnvCoreNicholas Piggin
2024-07-26ppc/pnv: Move timebase state into PnvCoreNicholas Piggin
2024-07-26ppc/pnv: Add pointer from PnvCPUState to PnvCoreNicholas Piggin
2024-07-26ppc/pnv: Implement ADU access to LPC spaceNicholas Piggin
2024-07-26ppc/pnv: Begin a more complete ADU LPC model for POWER9/10Nicholas Piggin
2024-07-26ppc/pnv: Implement POWER9 LPC PSI serirq outputs and auto-clear functionNicholas Piggin
2024-07-26ppc/pnv: Fix loss of LPC SERIRQ interruptsGlenn Miles
2024-07-26cpu-common.c: export cpu_get_free_index to be reused laterHarsh Prateek Bora
2024-07-26accel/kvm: Introduce kvm_create_and_park_vcpu() helperHarsh Prateek Bora
2024-07-26spapr: Migrate ail-mode-3 spapr capNicholas Piggin
2024-07-24crypto: propagate errors from TLS session I/O callbacksDaniel P. Berrangé
generated by cgit v1.2.3 (git 2.26.2) at 2024-11-21 17:49:12 +0000