aboutsummaryrefslogtreecommitdiff
path: root/include/hw/riscv
AgeCommit message (Expand)Author
2022-03-03hw: riscv: opentitan: fixup SPI addressesWilfred Mallawa
2022-03-03hw/riscv: virt: Increase maximum number of allowed CPUsAnup Patel
2022-03-03hw/riscv: virt: Add optional AIA IMSIC support to virt machineAnup Patel
2022-03-03hw/riscv: virt: Add optional AIA APLIC support to virt machineAnup Patel
2022-01-21hw/riscv: Remove macros for ELF BIOS image namesAnup Patel
2022-01-21hw/riscv: spike: Allow using binary firmware as biosAnup Patel
2022-01-21target/riscv: Support start kernel directly by KVMYifei Jiang
2022-01-08hw/riscv: virt: Allow support for 32 coresAlistair Francis
2021-10-28hw/riscv: microchip_pfsoc: Use the PLIC config helper functionAlistair Francis
2021-10-28hw/riscv: sifive_u: Use the PLIC config helper functionAlistair Francis
2021-10-28hw/riscv: boot: Add a PLIC config string functionAlistair Francis
2021-10-28hw/riscv: virt: Don't use a macro for the PLIC configurationAlistair Francis
2021-10-22hw/riscv: opentitan: Update to the latest buildAlistair Francis
2021-09-21hw/riscv: virt: Add optional ACLINT support to virt machineAnup Patel
2021-09-21sifive_u: Connect the SiFive PWM deviceAlistair Francis
2021-07-15hw/riscv: opentitan: Add the flash aliasAlistair Francis
2021-07-15hw/riscv: opentitan: Add the unimplement rv_core_ibex_periAlistair Francis
2021-06-24hw/riscv: OpenTitan: Connect the mtime and mtimecmp timerAlistair Francis
2021-06-08hw/riscv: Use macros for BIOS image namesBin Meng
2021-05-11hw/opentitan: Update the interrupt layoutAlistair Francis
2021-05-11hw/riscv: Connect Shakti UART to Shakti platformVijai Kumar K
2021-05-11riscv: Add initial support for Shakti C machineVijai Kumar K
2021-03-22hw/riscv: microchip_pfsoc: Map EMMC/SD mux registerBin Meng
2021-03-22hw/riscv: Add fw_cfg support to virtAsherah Connor
2021-03-10hw/riscv: migrate fdt field to generic MachineStateAlex Bennée
2021-03-04hw/riscv: sifive_u: Change SIFIVE_U_GEM_IRQ to decimal valueBin Meng
2021-03-04hw/riscv: sifive_u: Add QSPI2 controller and connect an SD cardBin Meng
2021-03-04hw/riscv: sifive_u: Add QSPI0 controller and connect a flashBin Meng
2021-01-16riscv: Pass RISCVHartArrayState by pointerAlistair Francis
2020-12-17riscv/opentitan: Update the OpenTitan memory layoutAlistair Francis
2020-12-17hw/riscv: Use the CPU to determine if 32-bitAlistair Francis
2020-12-17hw/riscv: boot: Remove compile time XLEN checksAlistair Francis
2020-12-17riscv: virt: Remove target macro conditionalsAlistair Francis
2020-12-17riscv: spike: Remove target macro conditionalsAlistair Francis
2020-12-17hw/riscv: microchip_pfsoc: add QSPI NOR flashVitaly Wool
2020-11-03hw/riscv: microchip_pfsoc: Hook the I2C1 controllerBin Meng
2020-11-03hw/riscv: microchip_pfsoc: Correct DDR memory mapBin Meng
2020-11-03hw/riscv: microchip_pfsoc: Map the reserved memory at address 0Bin Meng
2020-11-03hw/riscv: microchip_pfsoc: Connect the SYSREG moduleBin Meng
2020-11-03hw/riscv: microchip_pfsoc: Connect the IOSCB moduleBin Meng
2020-11-03hw/riscv: microchip_pfsoc: Connect DDR memory controller modulesBin Meng
2020-10-22hw/riscv: Load the kernel after the firmwareAlistair Francis
2020-10-22hw/riscv: Add a riscv_is_32_bit() functionAlistair Francis
2020-10-22hw/riscv: Return the end address of the loaded firmwareAlistair Francis
2020-10-22hw/riscv: sifive_u: Allow specifying the CPUAlistair Francis
2020-09-18Use OBJECT_DECLARE_SIMPLE_TYPE when possibleEduardo Habkost
2020-09-18sifive_u: Rename memmap enum constantsEduardo Habkost
2020-09-18sifive_e: Rename memmap enum constantsEduardo Habkost
2020-09-13Merge remote-tracking branch 'remotes/alistair/tags/pull-riscv-to-apply-20200...Peter Maydell
2020-09-09hw/riscv: Move sifive_test model to hw/miscBin Meng
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-02 01:02:37 +0000