aboutsummaryrefslogtreecommitdiff
path: root/include/hw/riscv/sifive_uart.h
AgeCommit message (Expand)Author
2020-09-09hw/riscv: Move sifive_uart model to hw/charBin Meng
2019-08-16include: Make headers more self-containedMarkus Armbruster
2018-12-20sifive_uart: Implement interrupt pending registerNathaniel Graff
2018-03-07SiFive RISC-V UART DeviceMichael Clark