aboutsummaryrefslogtreecommitdiff
path: root/hw/ppc
AgeCommit message (Expand)Author
2018-06-20spapr: don't advertise radix GTSE if max-compat-cpu < power9Greg Kurz
2018-06-20spapr: make pseries-2.11 the default machine typeGreg Kurz
2018-05-22spapr: register dummy ICPs laterGreg Kurz
2018-05-22spapr: fix missing CPU core nodes in DT when running with TCGGreg Kurz
2018-05-22spapr: consolidate the VCPU id numbering logic in a single placeGreg Kurz
2018-05-22spapr: rename spapr_vcpu_id() to spapr_get_vcpu_id()Greg Kurz
2018-05-22target/ppc: Clarify compat mode max_threads valueDavid Gibson
2018-05-22spapr: move VCPU calculation to core machine codeGreg Kurz
2018-05-22spapr: use spapr->vsmt to compute VCPU idsGreg Kurz
2018-05-22spapr: set vsmt to MAX(8, smp_threads)Laurent Vivier
2018-05-22spapr: Adjust default VSMT value for better migration compatibilityDavid Gibson
2018-05-22spapr: Allow some cases where we can't set VSMT mode in the kernelDavid Gibson
2018-02-12spapr: add missing break in h_get_cpu_characteristics()Greg Kurz
2018-02-05target/ppc/spapr: Add H-Call H_GET_CPU_CHARACTERISTICSSuraj Jitindar Singh
2018-02-05target/ppc/spapr_caps: Add new tristate cap safe_indirect_branchSuraj Jitindar Singh
2018-02-05target/ppc/spapr_caps: Add new tristate cap safe_bounds_checkSuraj Jitindar Singh
2018-02-05target/ppc/spapr_caps: Add new tristate cap safe_cacheSuraj Jitindar Singh
2018-02-05target/ppc/spapr_caps: Add support for tristate spapr_capabilitiesSuraj Jitindar Singh
2018-02-05target/ppc/spapr_caps: Add macro to generate spapr_caps migration vmstateSuraj Jitindar Singh
2018-02-05spapr: fix device tree properties when using compatibility modeGreg Kurz
2018-02-05hw/ppc/spapr_caps: Rework spapr_caps to use uint8 internal representationSuraj Jitindar Singh
2018-02-05spapr: Handle Decimal Floating Point (DFP) as an optional capabilityDavid Gibson
2018-02-05spapr: Handle VMX/VSX presence as an spapr capability flagDavid Gibson
2018-02-05spapr: Validate capabilities on migrationDavid Gibson
2018-02-05spapr: Treat Hardware Transactional Memory (HTM) as an optional capabilityDavid Gibson
2018-02-05spapr: Capabilities infrastructureDavid Gibson
2018-02-05spapr: Add pseries-2.12 machine typeDavid Gibson
2018-02-04spapr: don't initialize PATB entry if max-cpu-compat < power9Laurent Vivier
2018-02-01spapr_pci: fix MSI/MSIX selectionGreg Kurz
2017-12-04spapr: Include "pre-plugged" DIMMS in ram size calculation at resetDavid Gibson
2017-11-30pseries: fix TCG migrationLaurent Vivier
2017-11-27target/ppc: Move setting of patb_entry on hash table initSuraj Jitindar Singh
2017-11-22hw/ppc/spapr: Fix virtio-scsi bootindex handling for LUNs >= 256Thomas Huth
2017-11-20spapr: reset DRCs after devicesGreg Kurz
2017-11-20target/ppc: Update setting of cpu features to account for compat modesSuraj Jitindar Singh
2017-11-14target/ppc: correct htab shift for hash on radixSam Bobroff
2017-11-08e500: ppce500_init_mpic() return device instead of IRQ arrayMichael Davidsaver
2017-10-17spapr_cpu_core: rewrite machine type sanity checkGreg Kurz
2017-10-17spapr_pci: fail gracefully with non-pseries machine typesGreg Kurz
2017-10-17spapr: Correct RAM size calculation for HPT resizingDavid Gibson
2017-10-17ppc: pnv: consolidate type definitions and batch register themIgor Mammedov
2017-10-17ppc: pnv: drop PnvChipClass::cpu_model fieldIgor Mammedov
2017-10-17ppc: pnv: define core types staticallyIgor Mammedov
2017-10-17ppc: pnv: drop PnvCoreClass::cpu_oc fieldIgor Mammedov
2017-10-17ppc: pnv: normalize core/chip type namesIgor Mammedov
2017-10-17ppc: pnv: use generic cpu_model parsingIgor Mammedov
2017-10-17ppc: spapr: use generic cpu_model parsingIgor Mammedov
2017-10-17ppc: spapr: use cpu model names as tcg defaults instead of aliasesIgor Mammedov
2017-10-17ppc: spapr: register 'host' core type along with the rest of core typesIgor Mammedov
2017-10-17ppc: spapr: use cpu type name directlyIgor Mammedov