aboutsummaryrefslogtreecommitdiff
path: root/hw/i2c/aspeed_i2c.c
AgeCommit message (Expand)Author
2024-09-16hw/i2c/aspeed: Add support for 64 bit addressesJamin Lin
2024-09-16hw/i2c/aspeed: Add support for Tx/Rx buffer 64 bit addressesJamin Lin
2024-09-16hw/i2c/aspeed: Add AST2700 supportJamin Lin
2024-09-16hw/i2c/aspeed: Introduce a new dma_dram_offset attribute in AspeedI2CbusJamin Lin
2024-09-16hw/i2c/aspeed: Support discontinuous poll buffer memory region of I2C busJamin Lin
2024-09-16hw/i2c/aspeed: Introduce a new bus pool buffer attribute in AspeedI2CbusJamin Lin
2024-09-16hw/i2c/aspeed: Support discontinuous register memory region of I2C busJamin Lin
2024-09-13hw: Use device_class_set_legacy_reset() instead of opencodingPeter Maydell
2024-07-21hw/i2c/aspeed: rename the I2C class pool attribute to share_poolJamin Lin
2024-07-21hw/i2c/aspeed: support to set the different memory sizeJamin Lin
2023-12-29hw/i2c: Constify VMStateRichard Henderson
2023-09-29aspeed/i2c: Clean up local variable shadowingCédric Le Goater
2023-09-01hw/i2c/aspeed: Add support for buffer organizationHang Yu
2023-09-01hw/i2c/aspeed: Fix TXBUF transmission start position errorHang Yu
2023-09-01hw/i2c/aspeed: Fix Tx count and Rx size error in buffer pool modeHang Yu
2023-03-02hw/i2c: only schedule pending master when bus is idleKlaus Jensen
2022-10-24hw/i2c/aspeed: Fix old reg slave receivePeter Delevoryas
2022-06-30hw/i2c/aspeed: Add new-registers DMA slave mode RX supportPeter Delevoryas
2022-06-30hw/i2c/aspeed: add slave device in old register modeKlaus Jensen
2022-06-30hw/i2c/aspeed: Fix MASTER_EN missing error messagePeter Delevoryas
2022-06-30hw/i2c/aspeed: Fix DMA len write-enable bit handlingPeter Delevoryas
2022-06-30hw/i2c/aspeed: Fix R_I2CD_FUN_CTRL referencePeter Delevoryas
2022-06-30aspeed/i2c: Change trace event for NORMAL_STOP statesCédric Le Goater
2022-06-22aspeed/i2c: Enable SLAVE_ADDR_RX_MATCH alwaysCédric Le Goater
2022-06-22hw/i2c/aspeed: add DEV_ADDR in old register modeKlaus Jensen
2022-06-22hw/i2c/aspeed: rework raise interrupt trace eventKlaus Jensen
2022-06-22aspeed/i2c: Add ast1030 controller modelsCédric Le Goater
2022-06-22aspeed: i2c: Move regs and helpers to header fileJoe Komlodi
2022-06-22aspeed: i2c: Add PKT_DONE IRQ to traceJoe Komlodi
2022-06-22aspeed: i2c: Add new mode supportJoe Komlodi
2022-06-22aspeed: i2c: Use reg array instead of individual varsJoe Komlodi
2022-06-22aspeed: i2c: Migrate to registerfields APIJoe Komlodi
2021-10-12aspeed/i2c: QOMify AspeedI2CBusCédric Le Goater
2021-05-01aspeed/i2c: Rename DMA address spaceCédric Le Goater
2021-05-01aspeed/i2c: Fix DMA address maskCédric Le Goater
2020-07-16hw/i2c/aspeed_i2c: Simplify aspeed_i2c_get_bus()Philippe Mathieu-Daudé
2020-02-06aspeed/i2c: Prevent uninitialized warningMiroslav Rezanina
2020-01-24qdev: set properties with device_class_set_props()Marc-André Lureau
2019-12-16aspeed/i2c: Add trace eventsCédric Le Goater
2019-12-16aspeed/i2c: Add support for DMA transfersCédric Le Goater
2019-12-16aspeed/i2c: Check SRAM enablement on AST2500Cédric Le Goater
2019-12-16aspeed/i2c: Add support for pool buffer transfersCédric Le Goater
2019-10-15aspeed/i2c: Add AST2600 supportCédric Le Goater
2019-10-15aspeed/i2c: Introduce an object class per SoCCédric Le Goater
2019-08-16Include migration/vmstate.h lessMarkus Armbruster
2019-08-16Include hw/irq.h a lot lessMarkus Armbruster
2019-06-12Include qemu/module.h where needed, drop it from qemu-common.hMarkus Armbruster
2019-02-27i2c: Don't check return value from i2c_recv()Corey Minyard
2018-09-25aspeed/i2c: Fix receive done interrupt handlingGuenter Roeck
2018-09-25aspeed/i2c: Handle receive command in separate functionGuenter Roeck
generated by cgit v1.2.3 (git 2.26.2) at 2025-03-07 08:19:18 +0000