aboutsummaryrefslogtreecommitdiff
path: root/hw/arm/musca.c
AgeCommit message (Expand)Author
2024-02-02hw/arm/musca: Simplify setting MachineClass::valid_cpu_types[]Philippe Mathieu-Daudé
2024-01-05hw/arm: Check CPU type in machine_run_board_init()Gavin Shan
2022-09-14target/arm: Make boards pass base address to armv7m_load_kernel()Peter Maydell
2021-02-11arm: Update infocenter.arm.com URLsPeter Maydell
2021-01-29arm: Don't set freq properties on CMSDK timer, dualtimer, watchdog, ARMSSEPeter Maydell
2021-01-29hw/arm/musca: Create and connect ARMSSE ClocksPeter Maydell
2021-01-29hw/arm/armsse: Rename "MAINCLK" property to "MAINCLK_FRQ"Peter Maydell
2020-09-18Use OBJECT_DECLARE_TYPE when possibleEduardo Habkost
2020-09-09Use DECLARE_*CHECKER* macrosEduardo Habkost
2020-09-09Move QOM typedefs and add missing includesEduardo Habkost
2020-07-10qom: Put name parameter before value / visitor parameterMarkus Armbruster
2020-06-15qdev: Convert bus-less devices to qdev_realize() with CoccinelleMarkus Armbruster
2020-06-15sysbus: Convert qdev_set_parent_bus() use with Coccinelle, part 1Markus Armbruster
2020-06-15sysbus: Tidy up sysbus_init_child_obj()'s @childsize arg, part 2Markus Armbruster
2020-06-15sysbus: Tidy up sysbus_init_child_obj()'s @childsize arg, part 1Markus Armbruster
2020-06-15qom: Less verbose object_initialize_child()Markus Armbruster
2019-10-24hw: Move PL031 device from hw/timer/ to hw/rtc/ subdirectoryPhilippe Mathieu-Daudé
2019-09-03hw/arm: Use object_initialize_child for correct reference countingPhilippe Mathieu-Daudé
2019-06-17hw/arm: Correctly disable FPU/DSP for some ARMSSE-based boardsPeter Maydell
2019-05-23arm: Rename hw/arm/arm.h to hw/arm/boot.hPeter Maydell
2019-02-21hw/arm/musca: Wire up PL011 UARTsPeter Maydell
2019-02-21hw/arm/musca: Wire up PL031 RTCPeter Maydell
2019-02-21hw/arm/musca: Add MPCsPeter Maydell
2019-02-21hw/arm/musca: Add PPCsPeter Maydell
2019-02-21hw/arm/musca.c: Implement models of the Musca-A and -B1 boardsPeter Maydell
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-03 04:16:49 +0000