diff options
| author | Max Filippov <jcmvbkbc@gmail.com> | 2016-11-12 01:15:07 -0800 |
|---|---|---|
| committer | Max Filippov <jcmvbkbc@gmail.com> | 2017-01-15 13:01:56 -0800 |
| commit | 4b37aaa879d508494df14bdc49830cdf8aa77a57 (patch) | |
| tree | 65b0d726aed37ae96c2bd0c5f46e12c26132b13e /target/ppc/cpu-qom.h | |
| parent | 0a362d0768c443cf9e5c36c8398c92bfebe9b8a4 (diff) | |
target/xtensa: fix ICACHE/DCACHE options detection
Configuration overlay does not explicitly say whether there are ICACHE
and DCACHE in the core. Current code uses XCHAL_[ID]CACHE_WAYS to detect
if corresponding cache option is enabled, but that's not correct: on
cores without cache these macros are defined as 1, not as 0.
Check XCHAL_[ID]CACHE_SIZE instead.
Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>
Diffstat (limited to 'target/ppc/cpu-qom.h')
0 files changed, 0 insertions, 0 deletions