aboutsummaryrefslogtreecommitdiff
path: root/target-mips/translate_init.c
diff options
context:
space:
mode:
authorYongbok Kim <yongbok.kim@imgtec.com>2014-11-07 10:43:21 +0000
committerLeon Alrae <leon.alrae@imgtec.com>2014-11-07 14:15:28 +0000
commitcb269f273fdbdb26ddb1cba4a0fe2249418a8e77 (patch)
treef2709af757f8049c2562fe69b5e2e00ad82599d6 /target-mips/translate_init.c
parent342368aff7d61a32b5853068b92039a2b15507c5 (diff)
target-mips: fix multiple TCG registers covering same data
Avoid to allocate different TCG registers for the FPU registers that are mapped on the MSA vectore registers. Signed-off-by: Yongbok Kim <yongbok.kim@imgtec.com> Reviewed-by: Richard Henderson <rth@twiddle.net> Signed-off-by: Leon Alrae <leon.alrae@imgtec.com>
Diffstat (limited to 'target-mips/translate_init.c')
0 files changed, 0 insertions, 0 deletions