aboutsummaryrefslogtreecommitdiff
path: root/hw/core/sysbus.c
diff options
context:
space:
mode:
authorPhilippe Mathieu-Daudé <f4bug@amsat.org>2021-11-05 17:54:18 +0100
committerPhilippe Mathieu-Daudé <philmd@linaro.org>2024-02-22 12:47:35 +0100
commit40f27a785f6b9d238f4b87c17c3ec8329dcde803 (patch)
tree165bdb3af8f383de0f37bb64ceb011c558aede41 /hw/core/sysbus.c
parent760b4dcdddba4a40b9fa0eb78fdfc7eda7cb83d0 (diff)
hw/input/pckbd: Open-code i8042_setup_a20_line() wrapper
Since the named GPIO lines are a "public" interface to the device, we can directly call qdev_connect_gpio_out_named(), making it consistent with how the other A20 input source (port92) is wired. Suggested-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Reviewed-by: Yanan Wang <wangyanan55@huawei.com> Message-Id: <20211218130437.1516929-6-f4bug@amsat.org> Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Diffstat (limited to 'hw/core/sysbus.c')
0 files changed, 0 insertions, 0 deletions