diff options
Diffstat (limited to 'academic/verilog/README')
| -rw-r--r-- | academic/verilog/README | 5 |
1 files changed, 5 insertions, 0 deletions
diff --git a/academic/verilog/README b/academic/verilog/README new file mode 100644 index 0000000000000..c8ebda2ee7a57 --- /dev/null +++ b/academic/verilog/README @@ -0,0 +1,5 @@ +Icarus Verilog is a Verilog simulation and synthesis tool. It operates as +a compiler, compiling source code written in Verilog (IEEE-1364) into some +target format. For batch simulation, the compiler can generate an intermediate +form called vvp assembly. This intermediate form is executed by the 'vvp' +command. For synthesis, the compiler generates netlists in the desired format. |