aboutsummaryrefslogtreecommitdiff
path: root/development/adms
diff options
context:
space:
mode:
authorB. Watson <yalhcru@gmail.com>2020-10-11 17:07:27 -0400
committerWilly Sudiarto Raharjo <willysr@slackbuilds.org>2020-10-17 09:36:54 +0700
commitb0beba24800572976160907c537982e36271ebaa (patch)
treeec39b5c708670a746476db433b07e23162cc1396 /development/adms
parente66946ab6a701faebcb3c24bf34a4659773ac1a1 (diff)
development/adms: Fix README, slack-desc.
Signed-off-by: B. Watson <yalhcru@gmail.com> Signed-off-by: Willy Sudiarto Raharjo <willysr@slackbuilds.org>
Diffstat (limited to 'development/adms')
-rw-r--r--development/adms/README9
-rw-r--r--development/adms/slack-desc2
2 files changed, 6 insertions, 5 deletions
diff --git a/development/adms/README b/development/adms/README
index 06f8f88d795e9..3d3575173fdd6 100644
--- a/development/adms/README
+++ b/development/adms/README
@@ -1,6 +1,7 @@
ADMS is a code generator for the Verilog-AMS language
-ADMS is a code generator that converts electrical compact device models specified
-in high-level description language into ready-to-compile C code for the API of spice
-simulators. Based on transformations specified in XML language, ADMS transforms
-Verilog-AMS code into other target languages.
+ADMS is a code generator that converts electrical compact
+device models specified in high-level description language into
+ready-to-compile C code for the API of spice simulators. Based on
+transformations specified in XML language, ADMS transforms Verilog-AMS
+code into other target languages.
diff --git a/development/adms/slack-desc b/development/adms/slack-desc
index dba02003ae015..df7cdc3af3af7 100644
--- a/development/adms/slack-desc
+++ b/development/adms/slack-desc
@@ -13,7 +13,7 @@ adms: models specified in high-level description language into ready-to-
adms: compile C code for the API of spice simulators. Based on
adms: transformations specified in XML language, adms transforms
adms: Verilog-AMS code into other target languages.
-adms:
+adms:
adms:
adms:
adms: