1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
/* * LatticeMico32 cpu parameters for qemu. * * Copyright (c) 2010 Michael Walle <michael@walle.cc> * SPDX-License-Identifier: LGPL-2.0+ */ #ifndef LM32_CPU_PARAM_H #define LM32_CPU_PARAM_H 1 #define TARGET_LONG_BITS 32 #define TARGET_PAGE_BITS 12 #define TARGET_PHYS_ADDR_SPACE_BITS 32 #define TARGET_VIRT_ADDR_SPACE_BITS 32 #define NB_MMU_MODES 1 #endif