aboutsummaryrefslogtreecommitdiff
path: root/target-mips/op_template.c
blob: c683330024424031f780a4ea375bb3e01ff090d2 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
/*
 *  MIPS emulation micro-operations templates for reg load & store for qemu.
 *
 *  Copyright (c) 2004-2005 Jocelyn Mayer
 *
 * This library is free software; you can redistribute it and/or
 * modify it under the terms of the GNU Lesser General Public
 * License as published by the Free Software Foundation; either
 * version 2 of the License, or (at your option) any later version.
 *
 * This library is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public
 * License along with this library; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 */

#if defined(REG)
void glue(op_load_gpr_T0_gpr, REG) (void)
{
    T0 = env->gpr[env->current_tc][REG];
    FORCE_RET();
}

void glue(op_store_T0_gpr_gpr, REG) (void)
{
    env->gpr[env->current_tc][REG] = T0;
    FORCE_RET();
}

void glue(op_load_gpr_T1_gpr, REG) (void)
{
    T1 = env->gpr[env->current_tc][REG];
    FORCE_RET();
}

void glue(op_store_T1_gpr_gpr, REG) (void)
{
    env->gpr[env->current_tc][REG] = T1;
    FORCE_RET();
}

void glue(op_load_gpr_T2_gpr, REG) (void)
{
    T2 = env->gpr[env->current_tc][REG];
    FORCE_RET();
}


void glue(op_load_srsgpr_T0_gpr, REG) (void)
{
    T0 = env->gpr[REG][(env->CP0_SRSCtl >> CP0SRSCtl_PSS) & 0xf];
    FORCE_RET();
}

void glue(op_store_T0_srsgpr_gpr, REG) (void)
{
    env->gpr[REG][(env->CP0_SRSCtl >> CP0SRSCtl_PSS) & 0xf] = T0;
    FORCE_RET();
}
#endif

#if defined (TN)
#define SET_RESET(treg, tregname)        \
    void glue(op_set, tregname)(void)    \
    {                                    \
        treg = (int32_t)PARAM1;          \
        FORCE_RET();                     \
    }                                    \
    void glue(op_reset, tregname)(void)  \
    {                                    \
        treg = 0;                        \
        FORCE_RET();                     \
    }                                    \

SET_RESET(T0, _T0)
SET_RESET(T1, _T1)
SET_RESET(T2, _T2)

#undef SET_RESET

#if defined(TARGET_MIPS64)
#define SET64(treg, tregname)                               \
    void glue(op_set64, tregname)(void)                     \
    {                                                       \
        treg = ((uint64_t)PARAM1 << 32) | (uint32_t)PARAM2; \
        FORCE_RET();                                        \
    }

SET64(T0, _T0)
SET64(T1, _T1)
SET64(T2, _T2)

#undef SET64

#endif
#endif