1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
|
/*
* LatticeMico32 virtual CPU header.
*
* Copyright (c) 2010 Michael Walle <michael@walle.cc>
*
* This library is free software; you can redistribute it and/or
* modify it under the terms of the GNU Lesser General Public
* License as published by the Free Software Foundation; either
* version 2 of the License, or (at your option) any later version.
*
* This library is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
* Lesser General Public License for more details.
*
* You should have received a copy of the GNU Lesser General Public
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
*/
#ifndef CPU_LM32_H
#define CPU_LM32_H
#define TARGET_LONG_BITS 32
#define CPUArchState struct CPULM32State
#include "config.h"
#include "qemu-common.h"
#include "exec/cpu-defs.h"
struct CPULM32State;
typedef struct CPULM32State CPULM32State;
#define TARGET_HAS_ICE 1
#define ELF_MACHINE EM_LATTICEMICO32
#define NB_MMU_MODES 1
#define TARGET_PAGE_BITS 12
static inline int cpu_mmu_index(CPULM32State *env)
{
return 0;
}
#define TARGET_PHYS_ADDR_SPACE_BITS 32
#define TARGET_VIRT_ADDR_SPACE_BITS 32
/* Exceptions indices */
enum {
EXCP_RESET = 0,
EXCP_BREAKPOINT,
EXCP_INSN_BUS_ERROR,
EXCP_WATCHPOINT,
EXCP_DATA_BUS_ERROR,
EXCP_DIVIDE_BY_ZERO,
EXCP_IRQ,
EXCP_SYSTEMCALL
};
/* Registers */
enum {
R_R0 = 0, R_R1, R_R2, R_R3, R_R4, R_R5, R_R6, R_R7, R_R8, R_R9, R_R10,
R_R11, R_R12, R_R13, R_R14, R_R15, R_R16, R_R17, R_R18, R_R19, R_R20,
R_R21, R_R22, R_R23, R_R24, R_R25, R_R26, R_R27, R_R28, R_R29, R_R30,
R_R31
};
/* Register aliases */
enum {
R_GP = R_R26,
R_FP = R_R27,
R_SP = R_R28,
R_RA = R_R29,
R_EA = R_R30,
R_BA = R_R31
};
/* IE flags */
enum {
IE_IE = (1<<0),
IE_EIE = (1<<1),
IE_BIE = (1<<2),
};
/* DC flags */
enum {
DC_SS = (1<<0),
DC_RE = (1<<1),
DC_C0 = (1<<2),
DC_C1 = (1<<3),
DC_C2 = (1<<4),
DC_C3 = (1<<5),
};
/* CFG mask */
enum {
CFG_M = (1<<0),
CFG_D = (1<<1),
CFG_S = (1<<2),
CFG_U = (1<<3),
CFG_X = (1<<4),
CFG_CC = (1<<5),
CFG_IC = (1<<6),
CFG_DC = (1<<7),
CFG_G = (1<<8),
CFG_H = (1<<9),
CFG_R = (1<<10),
CFG_J = (1<<11),
CFG_INT_SHIFT = 12,
CFG_BP_SHIFT = 18,
CFG_WP_SHIFT = 22,
CFG_REV_SHIFT = 26,
};
/* CSRs */
enum {
CSR_IE = 0x00,
CSR_IM = 0x01,
CSR_IP = 0x02,
CSR_ICC = 0x03,
CSR_DCC = 0x04,
CSR_CC = 0x05,
CSR_CFG = 0x06,
CSR_EBA = 0x07,
CSR_DC = 0x08,
CSR_DEBA = 0x09,
CSR_JTX = 0x0e,
CSR_JRX = 0x0f,
CSR_BP0 = 0x10,
CSR_BP1 = 0x11,
CSR_BP2 = 0x12,
CSR_BP3 = 0x13,
CSR_WP0 = 0x18,
CSR_WP1 = 0x19,
CSR_WP2 = 0x1a,
CSR_WP3 = 0x1b,
};
enum {
LM32_FEATURE_MULTIPLY = 1,
LM32_FEATURE_DIVIDE = 2,
LM32_FEATURE_SHIFT = 4,
LM32_FEATURE_SIGN_EXTEND = 8,
LM32_FEATURE_I_CACHE = 16,
LM32_FEATURE_D_CACHE = 32,
LM32_FEATURE_CYCLE_COUNT = 64,
};
enum {
LM32_FLAG_IGNORE_MSB = 1,
};
struct CPULM32State {
/* general registers */
uint32_t regs[32];
/* special registers */
uint32_t pc; /* program counter */
uint32_t ie; /* interrupt enable */
uint32_t icc; /* instruction cache control */
uint32_t dcc; /* data cache control */
uint32_t cc; /* cycle counter */
uint32_t cfg; /* configuration */
/* debug registers */
uint32_t dc; /* debug control */
uint32_t bp[4]; /* breakpoint addresses */
uint32_t wp[4]; /* watchpoint addresses */
CPU_COMMON
uint32_t eba; /* exception base address */
uint32_t deba; /* debug exception base address */
/* interrupt controller handle for callbacks */
DeviceState *pic_state;
/* JTAG UART handle for callbacks */
DeviceState *juart_state;
/* processor core features */
uint32_t flags;
};
#include "cpu-qom.h"
LM32CPU *cpu_lm32_init(const char *cpu_model);
int cpu_lm32_exec(CPULM32State *s);
/* you can call this signal handler from your SIGBUS and SIGSEGV
signal handlers to inform the virtual CPU of exceptions. non zero
is returned if the signal was handled by the virtual CPU. */
int cpu_lm32_signal_handler(int host_signum, void *pinfo,
void *puc);
void lm32_cpu_list(FILE *f, fprintf_function cpu_fprintf);
void lm32_translate_init(void);
void cpu_lm32_set_phys_msb_ignore(CPULM32State *env, int value);
static inline CPULM32State *cpu_init(const char *cpu_model)
{
LM32CPU *cpu = cpu_lm32_init(cpu_model);
if (cpu == NULL) {
return NULL;
}
return &cpu->env;
}
#define cpu_list lm32_cpu_list
#define cpu_exec cpu_lm32_exec
#define cpu_gen_code cpu_lm32_gen_code
#define cpu_signal_handler cpu_lm32_signal_handler
int cpu_lm32_handle_mmu_fault(CPULM32State *env, target_ulong address, int rw,
int mmu_idx);
#define cpu_handle_mmu_fault cpu_lm32_handle_mmu_fault
#include "exec/cpu-all.h"
static inline void cpu_get_tb_cpu_state(CPULM32State *env, target_ulong *pc,
target_ulong *cs_base, int *flags)
{
*pc = env->pc;
*cs_base = 0;
*flags = 0;
}
static inline bool cpu_has_work(CPUState *cpu)
{
return cpu->interrupt_request & CPU_INTERRUPT_HARD;
}
#include "exec/exec-all.h"
#endif
|
