1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
|
/*
* CRIS emulation micro-operations for qemu.
*
* Copyright (c) 2007 Edgar E. Iglesias, Axis Communications AB.
*
* This library is free software; you can redistribute it and/or
* modify it under the terms of the GNU Lesser General Public
* License as published by the Free Software Foundation; either
* version 2 of the License, or (at your option) any later version.
*
* This library is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
* Lesser General Public License for more details.
*
* You should have received a copy of the GNU Lesser General Public
* License along with this library; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
*/
#include "exec.h"
#define REGNAME r0
#define REG (env->regs[0])
#include "op_template.h"
#define REGNAME r1
#define REG (env->regs[1])
#include "op_template.h"
#define REGNAME r2
#define REG (env->regs[2])
#include "op_template.h"
#define REGNAME r3
#define REG (env->regs[3])
#include "op_template.h"
#define REGNAME r4
#define REG (env->regs[4])
#include "op_template.h"
#define REGNAME r5
#define REG (env->regs[5])
#include "op_template.h"
#define REGNAME r6
#define REG (env->regs[6])
#include "op_template.h"
#define REGNAME r7
#define REG (env->regs[7])
#include "op_template.h"
#define REGNAME r8
#define REG (env->regs[8])
#include "op_template.h"
#define REGNAME r9
#define REG (env->regs[9])
#include "op_template.h"
#define REGNAME r10
#define REG (env->regs[10])
#include "op_template.h"
#define REGNAME r11
#define REG (env->regs[11])
#include "op_template.h"
#define REGNAME r12
#define REG (env->regs[12])
#include "op_template.h"
#define REGNAME r13
#define REG (env->regs[13])
#include "op_template.h"
#define REGNAME r14
#define REG (env->regs[14])
#include "op_template.h"
#define REGNAME r15
#define REG (env->regs[15])
#include "op_template.h"
#define REGNAME p0
#define REG (env->pregs[0])
#include "op_template.h"
#define REGNAME p1
#define REG (env->pregs[1])
#include "op_template.h"
#define REGNAME p2
#define REG (env->pregs[2])
#include "op_template.h"
#define REGNAME p3
#define REG (env->pregs[3])
#include "op_template.h"
#define REGNAME p4
#define REG (env->pregs[4])
#include "op_template.h"
#define REGNAME p5
#define REG (env->pregs[5])
#include "op_template.h"
#define REGNAME p6
#define REG (env->pregs[6])
#include "op_template.h"
#define REGNAME p7
#define REG (env->pregs[7])
#include "op_template.h"
#define REGNAME p8
#define REG (env->pregs[8])
#include "op_template.h"
#define REGNAME p9
#define REG (env->pregs[9])
#include "op_template.h"
#define REGNAME p10
#define REG (env->pregs[10])
#include "op_template.h"
#define REGNAME p11
#define REG (env->pregs[11])
#include "op_template.h"
#define REGNAME p12
#define REG (env->pregs[12])
#include "op_template.h"
#define REGNAME p13
#define REG (env->pregs[13])
#include "op_template.h"
#define REGNAME p14
#define REG (env->pregs[14])
#include "op_template.h"
#define REGNAME p15
#define REG (env->pregs[15])
#include "op_template.h"
/* Microcode. */
void OPPROTO op_exit_tb (void)
{
EXIT_TB();
}
void OPPROTO op_goto_tb0 (void)
{
GOTO_TB(op_goto_tb0, PARAM1, 0);
RETURN();
}
void OPPROTO op_goto_tb1 (void)
{
GOTO_TB(op_goto_tb1, PARAM1, 1);
RETURN();
}
void OPPROTO op_break_im(void)
{
env->trapnr = PARAM1;
env->exception_index = EXCP_BREAK;
cpu_loop_exit();
}
void OPPROTO op_debug(void)
{
env->exception_index = EXCP_DEBUG;
cpu_loop_exit();
}
void OPPROTO op_exec_insn(void)
{
env->stats.exec_insns++;
RETURN();
}
void OPPROTO op_exec_load(void)
{
env->stats.exec_loads++;
RETURN();
}
void OPPROTO op_exec_store(void)
{
env->stats.exec_stores++;
RETURN();
}
void OPPROTO op_ccs_lshift (void)
{
uint32_t ccs;
/* Apply the ccs shift. */
ccs = env->pregs[SR_CCS];
ccs = (ccs & 0xc0000000) | ((ccs << 12) >> 2);
env->pregs[SR_CCS] = ccs;
}
void OPPROTO op_ccs_rshift (void)
{
uint32_t ccs;
/* Apply the ccs shift. */
ccs = env->pregs[SR_CCS];
ccs = (ccs & 0xc0000000) | (ccs >> 10);
env->pregs[SR_CCS] = ccs;
}
void OPPROTO op_setf (void)
{
env->pregs[SR_CCS] |= PARAM1;
RETURN();
}
void OPPROTO op_clrf (void)
{
env->pregs[SR_CCS] &= ~PARAM1;
RETURN();
}
void OPPROTO op_movl_debug1_T0 (void)
{
env->debug1 = T0;
RETURN();
}
void OPPROTO op_movl_debug2_T0 (void)
{
env->debug2 = T0;
RETURN();
}
void OPPROTO op_movl_debug3_T0 (void)
{
env->debug3 = T0;
RETURN();
}
void OPPROTO op_movl_debug1_T1 (void)
{
env->debug1 = T1;
RETURN();
}
void OPPROTO op_movl_debug2_T1 (void)
{
env->debug2 = T1;
RETURN();
}
void OPPROTO op_movl_debug3_T1 (void)
{
env->debug3 = T1;
RETURN();
}
void OPPROTO op_movl_debug3_im (void)
{
env->debug3 = PARAM1;
RETURN();
}
void OPPROTO op_movl_T0_flags (void)
{
T0 = env->pregs[SR_CCS];
RETURN();
}
void OPPROTO op_movl_flags_T0 (void)
{
env->pregs[SR_CCS] = T0;
RETURN();
}
void OPPROTO op_movl_sreg_T0 (void)
{
env->sregs[env->pregs[SR_SRS]][PARAM1] = T0;
RETURN();
}
void OPPROTO op_movl_tlb_lo_T0 (void)
{
int srs;
srs = env->pregs[SR_SRS];
if (srs == 1 || srs == 2)
{
int set;
int idx;
uint32_t lo, hi;
idx = set = env->sregs[SFR_RW_MM_TLB_SEL];
set >>= 4;
set &= 3;
idx &= 31;
/* We've just made a write to tlb_lo. */
lo = env->sregs[SFR_RW_MM_TLB_LO];
hi = env->sregs[SFR_RW_MM_TLB_HI];
env->tlbsets[srs - 1][set][idx].lo = lo;
env->tlbsets[srs - 1][set][idx].hi = hi;
}
RETURN();
}
void OPPROTO op_movl_T0_sreg (void)
{
T0 = env->sregs[env->pregs[SR_SRS]][PARAM1];
RETURN();
}
void OPPROTO op_update_cc (void)
{
env->cc_op = PARAM1;
env->cc_dest = PARAM2;
env->cc_src = PARAM3;
RETURN();
}
void OPPROTO op_update_cc_op (void)
{
env->cc_op = PARAM1;
RETURN();
}
void OPPROTO op_update_cc_mask (void)
{
env->cc_mask = PARAM1;
RETURN();
}
void OPPROTO op_update_cc_dest_T0 (void)
{
env->cc_dest = T0;
RETURN();
}
void OPPROTO op_update_cc_result_T0 (void)
{
env->cc_result = T0;
RETURN();
}
void OPPROTO op_update_cc_size_im (void)
{
env->cc_size = PARAM1;
RETURN();
}
void OPPROTO op_update_cc_src_T1 (void)
{
env->cc_src = T1;
RETURN();
}
void OPPROTO op_update_cc_x (void)
{
env->cc_x_live = PARAM1;
env->cc_x = PARAM2;
RETURN();
}
/* FIXME: is this allowed? */
extern inline void evaluate_flags_writeback(uint32_t flags)
{
int x;
/* Extended arithmetics, leave the z flag alone. */
env->debug3 = env->pregs[SR_CCS];
if (env->cc_x_live)
x = env->cc_x;
else
x = env->pregs[SR_CCS] & X_FLAG;
if ((x || env->cc_op == CC_OP_ADDC)
&& flags & Z_FLAG)
env->cc_mask &= ~Z_FLAG;
/* all insn clear the x-flag except setf or clrf. */
env->pregs[SR_CCS] &= ~(env->cc_mask | X_FLAG);
flags &= env->cc_mask;
env->pregs[SR_CCS] |= flags;
RETURN();
}
void OPPROTO op_evaluate_flags_muls(void)
{
uint32_t src;
uint32_t dst;
uint32_t res;
uint32_t flags = 0;
/* were gonna have to redo the muls. */
int64_t tmp, t0 ,t1;
int32_t mof;
int dneg;
src = env->cc_src;
dst = env->cc_dest;
res = env->cc_result;
/* cast into signed values to make GCC sign extend. */
t0 = (int32_t)src;
t1 = (int32_t)dst;
dneg = ((int32_t)res) < 0;
tmp = t0 * t1;
mof = tmp >> 32;
if (tmp == 0)
flags |= Z_FLAG;
else if (tmp < 0)
flags |= N_FLAG;
if ((dneg && mof != -1)
|| (!dneg && mof != 0))
flags |= V_FLAG;
evaluate_flags_writeback(flags);
RETURN();
}
void OPPROTO op_evaluate_flags_mulu(void)
{
uint32_t src;
uint32_t dst;
uint32_t res;
uint32_t flags = 0;
/* were gonna have to redo the muls. */
uint64_t tmp, t0 ,t1;
uint32_t mof;
src = env->cc_src;
dst = env->cc_dest;
res = env->cc_result;
/* cast into signed values to make GCC sign extend. */
t0 = src;
t1 = dst;
tmp = t0 * t1;
mof = tmp >> 32;
if (tmp == 0)
flags |= Z_FLAG;
else if (tmp >> 63)
flags |= N_FLAG;
if (mof)
flags |= V_FLAG;
evaluate_flags_writeback(flags);
RETURN();
}
void OPPROTO op_evaluate_flags_mcp(void)
{
uint32_t src;
uint32_t dst;
uint32_t res;
uint32_t flags = 0;
src = env->cc_src;
dst = env->cc_dest;
res = env->cc_result;
if ((res & 0x80000000L) != 0L)
{
flags |= N_FLAG;
if (((src & 0x80000000L) == 0L)
&& ((dst & 0x80000000L) == 0L))
{
flags |= V_FLAG;
}
else if (((src & 0x80000000L) != 0L) &&
((dst & 0x80000000L) != 0L))
{
flags |= R_FLAG;
}
}
else
{
if (res == 0L)
flags |= Z_FLAG;
if (((src & 0x80000000L) != 0L)
&& ((dst & 0x80000000L) != 0L))
flags |= V_FLAG;
if ((dst & 0x80000000L) != 0L
|| (src & 0x80000000L) != 0L)
flags |= R_FLAG;
}
evaluate_flags_writeback(flags);
RETURN();
}
void OPPROTO op_evaluate_flags_alu_4(void)
{
uint32_t src;
uint32_t dst;
uint32_t res;
uint32_t flags = 0;
src = env->cc_src;
dst = env->cc_dest;
res = env->cc_result;
if ((res & 0x80000000L) != 0L)
{
flags |= N_FLAG;
if (((src & 0x80000000L) == 0L)
&& ((dst & 0x80000000L) == 0L))
{
flags |= V_FLAG;
}
else if (((src & 0x80000000L) != 0L) &&
((dst & 0x80000000L) != 0L))
{
flags |= C_FLAG;
}
}
else
{
if (res == 0L)
flags |= Z_FLAG;
if (((src & 0x80000000L) != 0L)
&& ((dst & 0x80000000L) != 0L))
flags |= V_FLAG;
if ((dst & 0x80000000L) != 0L
|| (src & 0x80000000L) != 0L)
flags |= C_FLAG;
}
if (env->cc_op == CC_OP_SUB
|| env->cc_op == CC_OP_CMP) {
flags ^= C_FLAG;
}
evaluate_flags_writeback(flags);
RETURN();
}
void OPPROTO op_evaluate_flags_move_4 (void)
{
uint32_t src;
uint32_t res;
uint32_t flags = 0;
src = env->cc_src;
res = env->cc_result;
if ((int32_t)res < 0)
flags |= N_FLAG;
else if (res == 0L)
flags |= Z_FLAG;
evaluate_flags_writeback(flags);
RETURN();
}
void OPPROTO op_evaluate_flags_move_2 (void)
{
uint32_t src;
uint32_t flags = 0;
uint16_t res;
src = env->cc_src;
res = env->cc_result;
if ((int16_t)res < 0L)
flags |= N_FLAG;
else if (res == 0)
flags |= Z_FLAG;
evaluate_flags_writeback(flags);
RETURN();
}
/* TODO: This is expensive. We could split things up and only evaluate part of
CCR on a need to know basis. For now, we simply re-evaluate everything. */
void OPPROTO op_evaluate_flags (void)
{
uint32_t src;
uint32_t dst;
uint32_t res;
uint32_t flags = 0;
src = env->cc_src;
dst = env->cc_dest;
res = env->cc_result;
/* Now, evaluate the flags. This stuff is based on
Per Zander's CRISv10 simulator. */
switch (env->cc_size)
{
case 1:
if ((res & 0x80L) != 0L)
{
flags |= N_FLAG;
if (((src & 0x80L) == 0L)
&& ((dst & 0x80L) == 0L))
{
flags |= V_FLAG;
}
else if (((src & 0x80L) != 0L)
&& ((dst & 0x80L) != 0L))
{
flags |= C_FLAG;
}
}
else
{
if ((res & 0xFFL) == 0L)
{
flags |= Z_FLAG;
}
if (((src & 0x80L) != 0L)
&& ((dst & 0x80L) != 0L))
{
flags |= V_FLAG;
}
if ((dst & 0x80L) != 0L
|| (src & 0x80L) != 0L)
{
flags |= C_FLAG;
}
}
break;
case 2:
if ((res & 0x8000L) != 0L)
{
flags |= N_FLAG;
if (((src & 0x8000L) == 0L)
&& ((dst & 0x8000L) == 0L))
{
flags |= V_FLAG;
}
else if (((src & 0x8000L) != 0L)
&& ((dst & 0x8000L) != 0L))
{
flags |= C_FLAG;
}
}
else
{
if ((res & 0xFFFFL) == 0L)
{
flags |= Z_FLAG;
}
if (((src & 0x8000L) != 0L)
&& ((dst & 0x8000L) != 0L))
{
flags |= V_FLAG;
}
if ((dst & 0x8000L) != 0L
|| (src & 0x8000L) != 0L)
{
flags |= C_FLAG;
}
}
break;
case 4:
if ((res & 0x80000000L) != 0L)
{
flags |= N_FLAG;
if (((src & 0x80000000L) == 0L)
&& ((dst & 0x80000000L) == 0L))
{
flags |= V_FLAG;
}
else if (((src & 0x80000000L) != 0L) &&
((dst & 0x80000000L) != 0L))
{
flags |= C_FLAG;
}
}
else
{
if (res == 0L)
flags |= Z_FLAG;
if (((src & 0x80000000L) != 0L)
&& ((dst & 0x80000000L) != 0L))
flags |= V_FLAG;
if ((dst & 0x80000000L) != 0L
|| (src & 0x80000000L) != 0L)
flags |= C_FLAG;
}
break;
default:
break;
}
if (env->cc_op == CC_OP_SUB
|| env->cc_op == CC_OP_CMP) {
flags ^= C_FLAG;
}
evaluate_flags_writeback(flags);
RETURN();
}
void OPPROTO op_extb_T0_T0 (void)
{
T0 = ((int8_t)T0);
RETURN();
}
void OPPROTO op_extb_T1_T0 (void)
{
T1 = ((int8_t)T0);
RETURN();
}
void OPPROTO op_extb_T1_T1 (void)
{
T1 = ((int8_t)T1);
RETURN();
}
void OPPROTO op_zextb_T0_T0 (void)
{
T0 = ((uint8_t)T0);
RETURN();
}
void OPPROTO op_zextb_T1_T0 (void)
{
T1 = ((uint8_t)T0);
RETURN();
}
void OPPROTO op_zextb_T1_T1 (void)
{
T1 = ((uint8_t)T1);
RETURN();
}
void OPPROTO op_extw_T0_T0 (void)
{
T0 = ((int16_t)T0);
RETURN();
}
void OPPROTO op_extw_T1_T0 (void)
{
T1 = ((int16_t)T0);
RETURN();
}
void OPPROTO op_extw_T1_T1 (void)
{
T1 = ((int16_t)T1);
RETURN();
}
void OPPROTO op_zextw_T0_T0 (void)
{
T0 = ((uint16_t)T0);
RETURN();
}
void OPPROTO op_zextw_T1_T0 (void)
{
T1 = ((uint16_t)T0);
RETURN();
}
void OPPROTO op_zextw_T1_T1 (void)
{
T1 = ((uint16_t)T1);
RETURN();
}
void OPPROTO op_movl_T0_im (void)
{
T0 = PARAM1;
RETURN();
}
void OPPROTO op_movl_T1_im (void)
{
T1 = PARAM1;
RETURN();
}
void OPPROTO op_addl_T0_im (void)
{
T0 += PARAM1;
RETURN();
}
void OPPROTO op_addl_T1_im (void)
{
T1 += PARAM1;
RETURN();
}
void OPPROTO op_subl_T0_im (void)
{
T0 -= PARAM1;
RETURN();
}
void OPPROTO op_addxl_T0_C (void)
{
if (env->pregs[SR_CCS] & X_FLAG)
T0 += !!(env->pregs[SR_CCS] & C_FLAG);
RETURN();
}
void OPPROTO op_subxl_T0_C (void)
{
if (env->pregs[SR_CCS] & X_FLAG)
T0 -= !!(env->pregs[SR_CCS] & C_FLAG);
RETURN();
}
void OPPROTO op_addl_T0_C (void)
{
T0 += !!(env->pregs[SR_CCS] & C_FLAG);
RETURN();
}
void OPPROTO op_addl_T0_R (void)
{
T0 += !!(env->pregs[SR_CCS] & R_FLAG);
RETURN();
}
void OPPROTO op_clr_R (void)
{
env->pregs[SR_CCS] &= ~R_FLAG;
RETURN();
}
void OPPROTO op_andl_T0_im (void)
{
T0 &= PARAM1;
RETURN();
}
void OPPROTO op_andl_T1_im (void)
{
T1 &= PARAM1;
RETURN();
}
void OPPROTO op_movl_T0_T1 (void)
{
T0 = T1;
RETURN();
}
void OPPROTO op_swp_T0_T1 (void)
{
T0 ^= T1;
T1 ^= T0;
T0 ^= T1;
RETURN();
}
void OPPROTO op_movl_T1_T0 (void)
{
T1 = T0;
RETURN();
}
void OPPROTO op_movl_pc_T0 (void)
{
env->pc = T0;
RETURN();
}
void OPPROTO op_movl_T0_0 (void)
{
T0 = 0;
RETURN();
}
void OPPROTO op_addl_T0_T1 (void)
{
T0 += T1;
RETURN();
}
void OPPROTO op_subl_T0_T1 (void)
{
T0 -= T1;
RETURN();
}
void OPPROTO op_absl_T1_T1 (void)
{
int32_t st = T1;
T1 = st < 0 ? -st : st;
RETURN();
}
void OPPROTO op_muls_T0_T1 (void)
{
int64_t tmp, t0 ,t1;
/* cast into signed values to make GCC sign extend these babies. */
t0 = (int32_t)T0;
t1 = (int32_t)T1;
tmp = t0 * t1;
T0 = tmp & 0xffffffff;
env->pregs[REG_MOF] = tmp >> 32;
RETURN();
}
void OPPROTO op_mulu_T0_T1 (void)
{
uint64_t tmp, t0 ,t1;
t0 = T0;
t1 = T1;
tmp = t0 * t1;
T0 = tmp & 0xffffffff;
env->pregs[REG_MOF] = tmp >> 32;
RETURN();
}
void OPPROTO op_dstep_T0_T1 (void)
{
T0 <<= 1;
if (T0 >= T1)
T0 -= T1;
RETURN();
}
void OPPROTO op_orl_T0_T1 (void)
{
T0 |= T1;
RETURN();
}
void OPPROTO op_andl_T0_T1 (void)
{
T0 &= T1;
RETURN();
}
void OPPROTO op_xorl_T0_T1 (void)
{
T0 ^= T1;
RETURN();
}
void OPPROTO op_lsll_T0_T1 (void)
{
int s = T1;
if (s > 31)
T0 = 0;
else
T0 <<= s;
RETURN();
}
void OPPROTO op_lsll_T0_im (void)
{
T0 <<= PARAM1;
RETURN();
}
void OPPROTO op_lsrl_T0_T1 (void)
{
int s = T1;
if (s > 31)
T0 = 0;
else
T0 >>= s;
RETURN();
}
/* Rely on GCC emitting an arithmetic shift for signed right shifts. */
void OPPROTO op_asrl_T0_T1 (void)
{
int s = T1;
if (s > 31)
T0 = T0 & 0x80000000 ? -1 : 0;
else
T0 = (int32_t)T0 >> s;
RETURN();
}
void OPPROTO op_btst_T0_T1 (void)
{
/* FIXME: clean this up. */
/* des ref:
The N flag is set according to the selected bit in the dest reg.
The Z flag is set if the selected bit and all bits to the right are
zero.
The destination reg is not affected.*/
unsigned int fz, sbit, bset, mask, masked_t0;
sbit = T1 & 31;
bset = !!(T0 & (1 << sbit));
mask = sbit == 31 ? -1 : (1 << (sbit + 1)) - 1;
masked_t0 = T0 & mask;
fz = !(masked_t0 | bset);
/* Set the N and Z flags accordingly. */
T0 = (bset << 3) | (fz << 2);
RETURN();
}
void OPPROTO op_bound_T0_T1 (void)
{
if (T0 > T1)
T0 = T1;
RETURN();
}
void OPPROTO op_lz_T0_T1 (void)
{
if (T1 == 0)
T0 = 32;
else
T0 = __builtin_clz(T1);
RETURN();
}
void OPPROTO op_negl_T0_T1 (void)
{
T0 = -T1;
RETURN();
}
void OPPROTO op_negl_T1_T1 (void)
{
T1 = -T1;
RETURN();
}
void OPPROTO op_not_T0_T0 (void)
{
T0 = ~(T0);
RETURN();
}
void OPPROTO op_not_T1_T1 (void)
{
T1 = ~(T1);
RETURN();
}
void OPPROTO op_swapw_T0_T0 (void)
{
T0 = (T0 << 16) | ((T0 >> 16));
RETURN();
}
void OPPROTO op_swapb_T0_T0 (void)
{
T0 = ((T0 << 8) & 0xff00ff00) | ((T0 >> 8) & 0x00ff00ff);
RETURN();
}
void OPPROTO op_swapr_T0_T0 (void)
{
T0 = (((T0 << 7) & 0x80808080) |
((T0 << 5) & 0x40404040) |
((T0 << 3) & 0x20202020) |
((T0 << 1) & 0x10101010) |
((T0 >> 1) & 0x08080808) |
((T0 >> 3) & 0x04040404) |
((T0 >> 5) & 0x02020202) |
((T0 >> 7) & 0x01010101));
RETURN();
}
void OPPROTO op_tst_cc_eq (void) {
uint32_t flags = env->pregs[SR_CCS];
int z_set;
z_set = !!(flags & Z_FLAG);
T0 = z_set;
RETURN();
}
void OPPROTO op_tst_cc_eq_fast (void) {
T0 = !(env->cc_result);
RETURN();
}
void OPPROTO op_tst_cc_ne (void) {
uint32_t flags = env->pregs[SR_CCS];
int z_set;
z_set = !!(flags & Z_FLAG);
T0 = !z_set;
RETURN();
}
void OPPROTO op_tst_cc_ne_fast (void) {
T0 = !!(env->cc_result);
RETURN();
}
void OPPROTO op_tst_cc_cc (void) {
uint32_t flags = env->pregs[SR_CCS];
int c_set;
c_set = !!(flags & C_FLAG);
T0 = !c_set;
RETURN();
}
void OPPROTO op_tst_cc_cs (void) {
uint32_t flags = env->pregs[SR_CCS];
int c_set;
c_set = !!(flags & C_FLAG);
T0 = c_set;
RETURN();
}
void OPPROTO op_tst_cc_vc (void) {
uint32_t flags = env->pregs[SR_CCS];
int v_set;
v_set = !!(flags & V_FLAG);
T0 = !v_set;
RETURN();
}
void OPPROTO op_tst_cc_vs (void) {
uint32_t flags = env->pregs[SR_CCS];
int v_set;
v_set = !!(flags & V_FLAG);
T0 = v_set;
RETURN();
}
void OPPROTO op_tst_cc_pl (void) {
uint32_t flags = env->pregs[SR_CCS];
int n_set;
n_set = !!(flags & N_FLAG);
T0 = !n_set;
RETURN();
}
void OPPROTO op_tst_cc_pl_fast (void) {
T0 = ((int32_t)env->cc_result) >= 0;
RETURN();
}
void OPPROTO op_tst_cc_mi (void) {
uint32_t flags = env->pregs[SR_CCS];
int n_set;
n_set = !!(flags & N_FLAG);
T0 = n_set;
RETURN();
}
void OPPROTO op_tst_cc_mi_fast (void) {
T0 = ((int32_t)env->cc_result) < 0;
RETURN();
}
void OPPROTO op_tst_cc_ls (void) {
uint32_t flags = env->pregs[SR_CCS];
int c_set;
int z_set;
c_set = !!(flags & C_FLAG);
z_set = !!(flags & Z_FLAG);
T0 = c_set || z_set;
RETURN();
}
void OPPROTO op_tst_cc_hi (void) {
uint32_t flags = env->pregs[SR_CCS];
int z_set;
int c_set;
z_set = !!(flags & Z_FLAG);
c_set = !!(flags & C_FLAG);
T0 = !c_set && !z_set;
RETURN();
}
void OPPROTO op_tst_cc_ge (void) {
uint32_t flags = env->pregs[SR_CCS];
int n_set;
int v_set;
n_set = !!(flags & N_FLAG);
v_set = !!(flags & V_FLAG);
T0 = (n_set && v_set) || (!n_set && !v_set);
RETURN();
}
void OPPROTO op_tst_cc_ge_fast (void) {
T0 = ((int32_t)env->cc_src < (int32_t)env->cc_dest);
RETURN();
}
void OPPROTO op_tst_cc_lt (void) {
uint32_t flags = env->pregs[SR_CCS];
int n_set;
int v_set;
n_set = !!(flags & N_FLAG);
v_set = !!(flags & V_FLAG);
T0 = (n_set && !v_set) || (!n_set && v_set);
RETURN();
}
void OPPROTO op_tst_cc_gt (void) {
uint32_t flags = env->pregs[SR_CCS];
int n_set;
int v_set;
int z_set;
n_set = !!(flags & N_FLAG);
v_set = !!(flags & V_FLAG);
z_set = !!(flags & Z_FLAG);
T0 = (n_set && v_set && !z_set)
|| (!n_set && !v_set && !z_set);
RETURN();
}
void OPPROTO op_tst_cc_le (void) {
uint32_t flags = env->pregs[SR_CCS];
int n_set;
int v_set;
int z_set;
n_set = !!(flags & N_FLAG);
v_set = !!(flags & V_FLAG);
z_set = !!(flags & Z_FLAG);
T0 = z_set || (n_set && !v_set) || (!n_set && v_set);
RETURN();
}
void OPPROTO op_tst_cc_p (void) {
uint32_t flags = env->pregs[SR_CCS];
int p_set;
p_set = !!(flags & P_FLAG);
T0 = p_set;
RETURN();
}
/* Evaluate the if the branch should be taken or not. Needs to be done in
the original sequence. The acutal branch is rescheduled to right after the
delay-slot. */
void OPPROTO op_evaluate_bcc (void)
{
env->btaken = T0;
RETURN();
}
/* this one is used on every alu op, optimize it!. */
void OPPROTO op_goto_if_not_x (void)
{
if (env->pregs[SR_CCS] & X_FLAG)
GOTO_LABEL_PARAM(1);
RETURN();
}
void OPPROTO op_cc_jmp (void)
{
if (env->btaken)
env->pc = PARAM1;
else
env->pc = PARAM2;
RETURN();
}
void OPPROTO op_cc_ngoto (void)
{
if (!env->btaken)
GOTO_LABEL_PARAM(1);
RETURN();
}
void OPPROTO op_movl_btarget_T0 (void)
{
env->btarget = T0;
RETURN();
}
void OPPROTO op_jmp (void)
{
env->pc = env->btarget;
RETURN();
}
/* Load and store */
#define MEMSUFFIX _raw
#include "op_mem.c"
#undef MEMSUFFIX
#if !defined(CONFIG_USER_ONLY)
#define MEMSUFFIX _user
#include "op_mem.c"
#undef MEMSUFFIX
#define MEMSUFFIX _kernel
#include "op_mem.c"
#undef MEMSUFFIX
#endif
|