aboutsummaryrefslogtreecommitdiff
path: root/include/crypto/aes-round.h
blob: 03688c8640d3c47fe5da3689d3908ecb3bd706e4 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
/*
 * AES round fragments, generic version
 * SPDX-License-Identifier: GPL-2.0-or-later
 *
 * Copyright (C) 2023 Linaro, Ltd.
 */

#ifndef CRYPTO_AES_ROUND_H
#define CRYPTO_AES_ROUND_H

/* Hosts with acceleration will usually need a 16-byte vector type. */
typedef uint8_t AESStateVec __attribute__((vector_size(16)));

typedef union {
    uint8_t b[16];
    uint32_t w[4];
    uint64_t d[2];
    AESStateVec v;
} AESState;

#include "host/crypto/aes-round.h"

/*
 * Perform MixColumns.
 */

void aesenc_MC_gen(AESState *ret, const AESState *st);
void aesenc_MC_genrev(AESState *ret, const AESState *st);

static inline void aesenc_MC(AESState *r, const AESState *st, bool be)
{
    if (HAVE_AES_ACCEL) {
        aesenc_MC_accel(r, st, be);
    } else if (HOST_BIG_ENDIAN == be) {
        aesenc_MC_gen(r, st);
    } else {
        aesenc_MC_genrev(r, st);
    }
}

/*
 * Perform SubBytes + ShiftRows + AddRoundKey.
 */

void aesenc_SB_SR_AK_gen(AESState *ret, const AESState *st,
                         const AESState *rk);
void aesenc_SB_SR_AK_genrev(AESState *ret, const AESState *st,
                            const AESState *rk);

static inline void aesenc_SB_SR_AK(AESState *r, const AESState *st,
                                   const AESState *rk, bool be)
{
    if (HAVE_AES_ACCEL) {
        aesenc_SB_SR_AK_accel(r, st, rk, be);
    } else if (HOST_BIG_ENDIAN == be) {
        aesenc_SB_SR_AK_gen(r, st, rk);
    } else {
        aesenc_SB_SR_AK_genrev(r, st, rk);
    }
}

/*
 * Perform SubBytes + ShiftRows + MixColumns + AddRoundKey.
 */

void aesenc_SB_SR_MC_AK_gen(AESState *ret, const AESState *st,
                            const AESState *rk);
void aesenc_SB_SR_MC_AK_genrev(AESState *ret, const AESState *st,
                               const AESState *rk);

static inline void aesenc_SB_SR_MC_AK(AESState *r, const AESState *st,
                                      const AESState *rk, bool be)
{
    if (HAVE_AES_ACCEL) {
        aesenc_SB_SR_MC_AK_accel(r, st, rk, be);
    } else if (HOST_BIG_ENDIAN == be) {
        aesenc_SB_SR_MC_AK_gen(r, st, rk);
    } else {
        aesenc_SB_SR_MC_AK_genrev(r, st, rk);
    }
}

/*
 * Perform InvMixColumns.
 */

void aesdec_IMC_gen(AESState *ret, const AESState *st);
void aesdec_IMC_genrev(AESState *ret, const AESState *st);

static inline void aesdec_IMC(AESState *r, const AESState *st, bool be)
{
    if (HAVE_AES_ACCEL) {
        aesdec_IMC_accel(r, st, be);
    } else if (HOST_BIG_ENDIAN == be) {
        aesdec_IMC_gen(r, st);
    } else {
        aesdec_IMC_genrev(r, st);
    }
}

/*
 * Perform InvSubBytes + InvShiftRows + AddRoundKey.
 */

void aesdec_ISB_ISR_AK_gen(AESState *ret, const AESState *st,
                           const AESState *rk);
void aesdec_ISB_ISR_AK_genrev(AESState *ret, const AESState *st,
                              const AESState *rk);

static inline void aesdec_ISB_ISR_AK(AESState *r, const AESState *st,
                                     const AESState *rk, bool be)
{
    if (HAVE_AES_ACCEL) {
        aesdec_ISB_ISR_AK_accel(r, st, rk, be);
    } else if (HOST_BIG_ENDIAN == be) {
        aesdec_ISB_ISR_AK_gen(r, st, rk);
    } else {
        aesdec_ISB_ISR_AK_genrev(r, st, rk);
    }
}

#endif /* CRYPTO_AES_ROUND_H */