| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2017-02-14 | target/openrisc: Rename the cpu from or32 to or1k | Richard Henderson | |
| This is in keeping with the toolchain and or1ksim. Signed-off-by: Richard Henderson <rth@twiddle.net> | |||
| 2013-11-20 | target-openrisc: Correct carry flag check of l.addc and l.addic test cases | Sebastian Macke | |
| The test cases did not correctly test for the carry flag. Signed-off-by: Sebastian Macke <sebastian@macke.de> Reviewed-by: Jia Liu <proljc@gmail.com> Signed-off-by: Jia Liu <proljc@gmail.com> | |||
| 2012-07-27 | target-or32: Add testcases | Jia Liu | |
| Add testcases for OpenRISC. Signed-off-by: Jia Liu <proljc@gmail.com> Signed-off-by: Blue Swirl <blauwirbel@gmail.com> | |||
 |
index : slackcoder/qemu | |
| QEMU is a generic and open source machine & userspace emulator and virtualizer | Mirror |
| aboutsummaryrefslogtreecommitdiff |