index
:
slackcoder/qemu
master
QEMU is a generic and open source machine & userspace emulator and virtualizer
Mirror
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
Age
Commit message (
Expand
)
Author
2023-11-07
target/riscv: Move vector crypto extensions to riscv_cpu_extensions
Max Chou
2023-11-07
target/riscv: Expose Zvks[c|g] extnesion properties
Max Chou
2023-11-07
target/riscv: Add cfg properties for Zvks[c|g] extensions
Max Chou
2023-11-07
target/riscv: Expose Zvkn[c|g] extnesion properties
Max Chou
2023-11-07
target/riscv: Add cfg properties for Zvkn[c|g] extensions
Max Chou
2023-11-07
target/riscv: Expose Zvkb extension property
Max Chou
2023-11-07
target/riscv: Replace Zvbb checking by Zvkb
Max Chou
2023-11-07
target/riscv: Add cfg property for Zvkb extension
Max Chou
2023-11-07
target/riscv: Expose Zvkt extension property
Max Chou
2023-11-07
target/riscv: Add cfg property for Zvkt extension
Max Chou
2023-11-07
target/riscv: correct csr_ops[CSR_MSECCFG]
Heinrich Schuchardt
2023-11-07
target/riscv/kvm: add zicsr, zifencei, zba, zbs, svnapot
Daniel Henrique Barboza
2023-11-07
target/riscv/kvm: add zihpm reg
Daniel Henrique Barboza
2023-11-07
target/riscv: add zihpm extension flag for TCG
Daniel Henrique Barboza
2023-11-07
target/riscv/kvm: add zicntr reg
Daniel Henrique Barboza
2023-11-07
target/riscv: add zicntr extension flag for TCG
Daniel Henrique Barboza
2023-11-07
target/riscv: pmp: Ignore writes when RW=01
Mayuresh Chitale
2023-11-07
target/riscv: pmp: Clear pmp/smepmp bits on reset
Mayuresh Chitale
2023-11-07
Add epmp to extensions list and rename it to smepmp
Himanshu Chauhan
2023-11-07
target/riscv/riscv-qmp-cmds.c: check CPU accel in query-cpu-model-expansion
Daniel Henrique Barboza
2023-11-07
target/riscv: add riscv_cpu_accelerator_compatible()
Daniel Henrique Barboza
2023-11-07
target/riscv: handle custom props in qmp_query_cpu_model_expansion
Daniel Henrique Barboza
2023-11-07
target/riscv/tcg: add tcg_cpu_finalize_features()
Daniel Henrique Barboza
2023-11-07
qapi,risc-v: add query-cpu-model-expansion
Daniel Henrique Barboza
2023-11-07
target/riscv/kvm/kvm-cpu.c: add missing property getters()
Daniel Henrique Barboza
2023-11-07
target/riscv: Add HS-mode virtual interrupt and IRQ filtering support.
Rajnesh Kanwal
2023-11-07
target/riscv: Add M-mode virtual interrupt and IRQ filtering support.
Rajnesh Kanwal
2023-11-07
target/riscv: Split interrupt logic from riscv_cpu_update_mip.
Rajnesh Kanwal
2023-11-07
target/riscv: Set VS* bits to one in mideleg when H-Ext is enabled
Rajnesh Kanwal
2023-11-07
target/riscv: Check for async flag in case of RISCV_EXCP_SEMIHOST.
Rajnesh Kanwal
2023-11-07
target/riscv: Without H-mode mask all HS mode inturrupts in mie.
Rajnesh Kanwal
2023-11-07
target/riscv: rename ext_icboz to ext_zicboz
Daniel Henrique Barboza
2023-11-07
target/riscv: rename ext_icbom to ext_zicbom
Daniel Henrique Barboza
2023-11-07
target/riscv: rename ext_icsr to ext_zicsr
Daniel Henrique Barboza
2023-11-07
target/riscv: rename ext_ifencei to ext_zifencei
Daniel Henrique Barboza
2023-11-06
Merge tag 'pull-sp-20231105' of https://gitlab.com/rth7680/qemu into staging
Stefan Hajnoczi
2023-11-05
target/sparc: Check for invalid cond in gen_compare_reg
Richard Henderson
2023-11-05
target/sparc: Implement UDIV inline
Richard Henderson
2023-11-05
target/sparc: Implement UDIVX and SDIVX inline
Richard Henderson
2023-11-05
target/sparc: Discard cpu_cond at the end of each insn
Richard Henderson
2023-11-05
target/sparc: Record entire jump condition in DisasContext
Richard Henderson
2023-11-05
target/sparc: Merge gen_op_next_insn into only caller
Richard Henderson
2023-11-05
target/sparc: Pass displacement to advance_jump_cond
Richard Henderson
2023-11-05
target/sparc: Merge advance_jump_uncond_{never,always} into advance_jump_cond
Richard Henderson
2023-11-05
target/sparc: Merge gen_branch2 into advance_pc
Richard Henderson
2023-11-05
target/sparc: Do flush_cond in advance_jump_cond
Richard Henderson
2023-11-05
target/sparc: Always copy conditions into a new temporary
Richard Henderson
2023-11-05
target/sparc: Change DisasCompare.c2 to int
Richard Henderson
2023-11-05
target/sparc: Remove DisasCompare.is_bool
Richard Henderson
2023-11-05
target/sparc: Remove CC_OP leftovers
Richard Henderson
[next]