aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)Author
2024-03-07target/arm: Implement FEAT_ECV CNTPOFF_EL2 handlingPeter Maydell
2024-03-07target/arm: Define CNTPCTSS_EL0 and CNTVCTSS_EL0Peter Maydell
2024-03-07target/arm: Implement new FEAT_ECV trap bitsPeter Maydell
2024-03-07target/arm: Don't allow RES0 CNTHCTL_EL2 bits to be writtenPeter Maydell
2024-03-07target/arm: use FIELD macro for CNTHCTL bit definitionsPeter Maydell
2024-03-07target/arm: Timer _EL02 registers UNDEF for E2H == 0Peter Maydell
2024-03-07target/arm: Move some register related defines to internals.hPeter Maydell
2024-03-06target/loongarch: honour show_opcodes when disassemblingAlex Bennée
2024-03-05target/arm: Do memory type alignment check when translation enabledRichard Henderson
2024-03-05target/arm: Do memory type alignment check when translation disabledRichard Henderson
2024-03-05accel/tcg: Add tlb_fill_flags to CPUTLBEntryFullRichard Henderson
2024-03-05target/arm: Support 32-byte alignment in pow2_alignRichard Henderson
2024-03-05Merge tag 'pull-tcg-20240301' of https://gitlab.com/rth7680/qemu into stagingPeter Maydell
2024-03-03target/hppa: Restore unwind_breg before calculating iorHelge Deller
2024-03-03target: hppa: Fix unaligned double word accesses for hppa64Guenter Roeck
2024-02-29target/alpha: Enable TARGET_PAGE_BITS_VARY for user-onlyRichard Henderson
2024-02-29target/ppc: Enable TARGET_PAGE_BITS_VARY for user-onlyRichard Henderson
2024-02-29target/arm: Enable TARGET_PAGE_BITS_VARY for AArch64 user-onlyRichard Henderson
2024-02-28Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into stagingPeter Maydell
2024-02-28gdbstub: Add members to identify registers to GDBFeatureAkihiko Odaki
2024-02-28hw/core/cpu: Remove gdb_get_dynamic_xml memberAkihiko Odaki
2024-02-28gdbstub: Infer number of core registers from XMLAkihiko Odaki
2024-02-28gdbstub: Change gdb_get_reg_cb and gdb_set_reg_cbAkihiko Odaki
2024-02-28gdbstub: Use GDBFeature for gdb_register_coprocessorAkihiko Odaki
2024-02-28target/riscv: Use GDBFeature for dynamic XMLAkihiko Odaki
2024-02-28target/ppc: Use GDBFeature for dynamic XMLAkihiko Odaki
2024-02-28target/arm: Use GDBFeature for dynamic XMLAkihiko Odaki
2024-02-28target/i386: leave the A20 bit set in the final NPT walkPaolo Bonzini
2024-02-28target/i386: remove unnecessary/wrong application of the A20 maskPaolo Bonzini
2024-02-28target/i386: Fix physical address truncationPaolo Bonzini
2024-02-28target/i386: use separate MMU indexes for 32-bit accessesPaolo Bonzini
2024-02-28target/i386: introduce function to query MMU indicesPaolo Bonzini
2024-02-28target/i386: check validity of VMCB addressesPaolo Bonzini
2024-02-28target/i386: mask high bits of CR3 in 32-bit modePaolo Bonzini
2024-02-27arm/ptw: Handle atomic updates of page tables entries in MMIO during PTW.Jonathan Cameron
2024-02-27target/arm: Advertise Cortex-A53 erratum #843419 fix via REVIDRArd Biesheuvel
2024-02-24Merge tag 'pull-request-2024-02-23' of https://gitlab.com/thuth/qemu into sta...Peter Maydell
2024-02-23target/ppc: optimise ppcemb_tlb_t flushingNicholas Piggin
2024-02-23target/ppc: 440 optimise tlbwe TLB flushingNicholas Piggin
2024-02-23target/ppc: 4xx optimise tlbwe_lo TLB flushingNicholas Piggin
2024-02-23target/ppc: 4xx don't flush TLB for a newly written software TLB entryNicholas Piggin
2024-02-23target/ppc: Factor out 4xx ppcemb_tlb_t flushingNicholas Piggin
2024-02-23target/ppc: Fix 440 tlbwe TLB invalidation gapsNicholas Piggin
2024-02-23target/ppc: Add SMT support to time facilitiesNicholas Piggin
2024-02-23target/ppc: Implement core timebase state machine and TFMRNicholas Piggin
2024-02-23ppc/pnv: Implement the ChipTOD to Core transferNicholas Piggin
2024-02-23target/ppc: Fix move-to timebase SPR access permissionsNicholas Piggin
2024-02-23target/ppc: Improve timebase register defines namingNicholas Piggin
2024-02-23target/ppc: Rename TBL to TB on 64-bitNicholas Piggin
2024-02-23target/ppc: Update gdbstub to read SPR's CFAR, DEC, HDEC, TB-L/USaif Abrar
generated by cgit v1.2.3 (git 2.26.2) at 2025-03-15 00:53:14 +0000