aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)Author
2022-10-25Merge tag 'trivial-branch-for-7.2-pull-request' of https://gitlab.com/laurent...Stefan Hajnoczi
2022-10-24Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into stagingStefan Hajnoczi
2022-10-24treewide: Remove the unnecessary space before semicolonBin Meng
2022-10-22Drop useless casts from g_malloc() & friends to pointerMarkus Armbruster
2022-10-22target/i386: implement FMA instructionsPaolo Bonzini
2022-10-20target/i386: implement F16C instructionsPaolo Bonzini
2022-10-20target/i386: introduce function to set rounding mode from FPCW or MXCSR bitsPaolo Bonzini
2022-10-20target/i386: decode-new: avoid out-of-bounds access to xmm_regs[-1]Paolo Bonzini
2022-10-20target/arm: Enable TARGET_TB_PCRELRichard Henderson
2022-10-20target/arm: Introduce gen_pc_plus_diff for aarch32Richard Henderson
2022-10-20target/arm: Introduce gen_pc_plus_diff for aarch64Richard Henderson
2022-10-20target/arm: Change gen_jmp* to work on displacementsRichard Henderson
2022-10-20target/arm: Remove gen_exception_internal_insn pc argumentRichard Henderson
2022-10-20target/arm: Change gen_exception_insn* to work on displacementsRichard Henderson
2022-10-20target/arm: Change gen_*set_pc_im to gen_*update_pcRichard Henderson
2022-10-20target/arm: Change gen_goto_tb to work on displacementsRichard Henderson
2022-10-20target/arm: Introduce curr_insn_lenRichard Henderson
2022-10-20target/arm: Use bool consistently for get_phys_addr subroutinesRichard Henderson
2022-10-20target/arm: Split out get_phys_addr_twostageRichard Henderson
2022-10-20target/arm: Use softmmu tlbs for page table walkingRichard Henderson
2022-10-20target/arm: Move be test for regime into S1TranslateResultRichard Henderson
2022-10-20target/arm: Plumb debug into S1TranslateRichard Henderson
2022-10-20target/arm: Split out S1Translate typeRichard Henderson
2022-10-20target/arm: Restrict tlb flush from vttbr_write to vmid changeRichard Henderson
2022-10-20target/arm: Move ARMMMUIdx_Stage2 to a real tlb mmu_idxRichard Henderson
2022-10-20target/arm: Add ARMMMUIdx_Phys_{S,NS}Richard Henderson
2022-10-20target/arm: Use probe_access_full for BTIRichard Henderson
2022-10-20target/arm: Use probe_access_full for MTERichard Henderson
2022-10-20target/arm: Enable TARGET_PAGE_ENTRY_EXTRARichard Henderson
2022-10-20target/arm: update the cortex-a15 MIDR to latest revAlex Bennée
2022-10-18Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into stagingStefan Hajnoczi
2022-10-18Merge tag 'pull-ppc-20221017' of https://gitlab.com/danielhb/qemu into stagingStefan Hajnoczi
2022-10-18target/i386: remove old SSE decoderPaolo Bonzini
2022-10-18target/i386: move 3DNow to the new decoderPaolo Bonzini
2022-10-18target/i386: Enable AVX cpuid bits when using TCGPaul Brook
2022-10-18target/i386: implement VLDMXCSR/VSTMXCSRPaolo Bonzini
2022-10-18target/i386: implement XSAVE and XRSTOR of AVX registersPaolo Bonzini
2022-10-18target/i386: reimplement 0x0f 0x28-0x2f, add AVXPaolo Bonzini
2022-10-18target/i386: reimplement 0x0f 0x10-0x17, add AVXPaolo Bonzini
2022-10-18target/i386: reimplement 0x0f 0xc2, 0xc4-0xc6, add AVXPaolo Bonzini
2022-10-18target/i386: reimplement 0x0f 0x38, add AVXPaolo Bonzini
2022-10-18target/i386: Use tcg gvec ops for pmovmskbRichard Henderson
2022-10-18target/i386: reimplement 0x0f 0x3a, add AVXPaolo Bonzini
2022-10-18target/i386: clarify (un)signedness of immediates from 0F3Ah opcodesPaolo Bonzini
2022-10-18target/i386: reimplement 0x0f 0xd0-0xd7, 0xe0-0xe7, 0xf0-0xf7, add AVXPaolo Bonzini
2022-10-18target/i386: reimplement 0x0f 0x70-0x77, add AVXPaolo Bonzini
2022-10-18target/i386: reimplement 0x0f 0x78-0x7f, add AVXPaolo Bonzini
2022-10-18target/i386: reimplement 0x0f 0x50-0x5f, add AVXPaolo Bonzini
2022-10-18target/i386: reimplement 0x0f 0xd8-0xdf, 0xe8-0xef, 0xf8-0xff, add AVXPaolo Bonzini
2022-10-18target/i386: reimplement 0x0f 0x60-0x6f, add AVXPaolo Bonzini