aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)Author
2023-05-18target/arm: Convert Logical (immediate) to decodetreeRichard Henderson
2023-05-18target/arm: Replace bitmask64 with MAKE_64BIT_MASKRichard Henderson
2023-05-18target/arm: Convert Add/subtract (immediate with tags) to decodetreeRichard Henderson
2023-05-18target/arm: Convert Add/subtract (immediate) to decodetreeRichard Henderson
2023-05-18target/arm: Split gen_add_CC and gen_sub_CCRichard Henderson
2023-05-18target/arm: Convert PC-rel addressing to decodetreeRichard Henderson
2023-05-18target/arm: Pull calls to disas_sve() and disas_sme() out of legacy decoderPeter Maydell
2023-05-18target/arm: Create decodetree skeleton for A64Peter Maydell
2023-05-18target/arm: Split out disas_a64_legacyRichard Henderson
2023-05-18target/arm: add RAZ/WI handling for DBGDTR[TX|RX]Alex Bennée
2023-05-18arm/kvm: add support for MTECornelia Huck
2023-05-18target/arm: Fix vd == vm overlap in sve_ldff1_zRichard Henderson
2023-05-18target/i386: Fix exception classes for MOVNTPS/MOVNTPD.Ricky Zhou
2023-05-18target/i386: Fix exception classes for SSE/AVX instructions.Ricky Zhou
2023-05-18target/i386: Fix and add some comments next to SSE/AVX instructions.Ricky Zhou
2023-05-18target/i386: fix avx2 instructions vzeroall and vpermdqXinyu Li
2023-05-18target/i386: fix operand size for VCOMI/VUCOMI instructionsPaolo Bonzini
2023-05-18target/i386: add support for FB_CLEAR featureEmanuele Giuseppe Esposito
2023-05-18target/i386: add support for FLUSH_L1D featureEmanuele Giuseppe Esposito
2023-05-16target/s390x: Fix EXECUTE of relative branchesIlya Leoshkevich
2023-05-16s390x/tcg: Fix LDER instruction formatIlya Leoshkevich
2023-05-16hw/core: Use a callback for target specific query-cpus-fast informationThomas Huth
2023-05-13Merge tag 'or1k-pull-request-20230513' of https://github.com/stffrdhrn/qemu i...Richard Henderson
2023-05-12target/arm: Correct AArch64.S2MinTxSZ 32-bit EL1 input size checkPeter Maydell
2023-05-12target/arm: Select CONFIG_ARM_V7M when TCG is enabledFabiano Rosas
2023-05-12target/arm: Select SEMIHOSTING when using TCGFabiano Rosas
2023-05-12target/arm: Fix handling of SW and NSW bits for stage 2 walksPeter Maydell
2023-05-12target/arm: Don't allow stage 2 page table walks to downgrade to NSPeter Maydell
2023-05-12target/arm: Move helper-{a64,mve,sme,sve}.h to tcg/Richard Henderson
2023-05-12target/arm: Move translate-a32.h, arm_ldst.h, sve_ldst_internal.h to tcg/Richard Henderson
2023-05-11target/openrisc: Setup FPU for detecting tininess before roundingStafford Horne
2023-05-11target/openrisc: Set PC to cpu state on FPU exceptionStafford Horne
2023-05-11target/openrisc: Allow fpcsr access in user modeStafford Horne
2023-05-11target/loongarch: Do not include tcg-ldst.hRichard Henderson
2023-05-11target/sh4: Use MO_ALIGN where requiredRichard Henderson
2023-05-11target/nios2: Remove TARGET_ALIGNED_ONLYRichard Henderson
2023-05-11target/mips: Use MO_ALIGN instead of 0Richard Henderson
2023-05-11target/mips: Add missing default_tcg_memop_maskRichard Henderson
2023-05-11target/mips: Add MO_ALIGN to gen_llwp, gen_scwpRichard Henderson
2023-05-11target/m68k: Fix gen_load_fp for OS_LONGRichard Henderson
2023-05-10target/loongarch: Terminate vmstate subsections listRichard Henderson
2023-05-08target/i386: Add EPYC-Genoa model to support Zen 4 processor seriesBabu Moger
2023-05-08target/i386: Add VNMI and automatic IBRS feature bitsBabu Moger
2023-05-08target/i386: Add missing feature bits in EPYC-Milan modelBabu Moger
2023-05-08target/i386: Add feature bits for CPUID_Fn80000021_EAXBabu Moger
2023-05-08target/i386: Add a couple of feature bits in 8000_0008_EBXBabu Moger
2023-05-08target/i386: Add new EPYC CPU versions with updated cache_infoMichael Roth
2023-05-08target/i386: allow versioned CPUs to specify new cache_infoMichael Roth
2023-05-06Merge tag 'pull-loongarch-20230506' of https://gitlab.com/gaosong/qemu into s...Richard Henderson
2023-05-06target/loongarch: CPUCFG support LSXSong Gao
generated by cgit v1.2.3 (git 2.26.2) at 2024-11-28 20:41:57 +0000