aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)Author
2023-11-07target/riscv: handle custom props in qmp_query_cpu_model_expansionDaniel Henrique Barboza
2023-11-07target/riscv/tcg: add tcg_cpu_finalize_features()Daniel Henrique Barboza
2023-11-07qapi,risc-v: add query-cpu-model-expansionDaniel Henrique Barboza
2023-11-07target/riscv/kvm/kvm-cpu.c: add missing property getters()Daniel Henrique Barboza
2023-11-07target/riscv: Add HS-mode virtual interrupt and IRQ filtering support.Rajnesh Kanwal
2023-11-07target/riscv: Add M-mode virtual interrupt and IRQ filtering support.Rajnesh Kanwal
2023-11-07target/riscv: Split interrupt logic from riscv_cpu_update_mip.Rajnesh Kanwal
2023-11-07target/riscv: Set VS* bits to one in mideleg when H-Ext is enabledRajnesh Kanwal
2023-11-07target/riscv: Check for async flag in case of RISCV_EXCP_SEMIHOST.Rajnesh Kanwal
2023-11-07target/riscv: Without H-mode mask all HS mode inturrupts in mie.Rajnesh Kanwal
2023-11-07target/riscv: rename ext_icboz to ext_zicbozDaniel Henrique Barboza
2023-11-07target/riscv: rename ext_icbom to ext_zicbomDaniel Henrique Barboza
2023-11-07target/riscv: rename ext_icsr to ext_zicsrDaniel Henrique Barboza
2023-11-07target/riscv: rename ext_ifencei to ext_zifenceiDaniel Henrique Barboza
2023-11-06target/arm: Fix A64 LDRA immediate decodePeter Maydell
2023-11-06hw/xen: select kernel mode for per-vCPU event channel upcall vectorDavid Woodhouse
2023-11-06i386/xen: fix per-vCPU upcall vector for Xen emulationDavid Woodhouse
2023-11-06i386/xen: Don't advertise XENFEAT_supervisor_mode_kernelDavid Woodhouse
2023-11-06Merge tag 'pull-sp-20231105' of https://gitlab.com/rth7680/qemu into stagingStefan Hajnoczi
2023-11-05target/sparc: Check for invalid cond in gen_compare_regRichard Henderson
2023-11-05target/sparc: Implement UDIV inlineRichard Henderson
2023-11-05target/sparc: Implement UDIVX and SDIVX inlineRichard Henderson
2023-11-05target/sparc: Discard cpu_cond at the end of each insnRichard Henderson
2023-11-05target/sparc: Record entire jump condition in DisasContextRichard Henderson
2023-11-05target/sparc: Merge gen_op_next_insn into only callerRichard Henderson
2023-11-05target/sparc: Pass displacement to advance_jump_condRichard Henderson
2023-11-05target/sparc: Merge advance_jump_uncond_{never,always} into advance_jump_condRichard Henderson
2023-11-05target/sparc: Merge gen_branch2 into advance_pcRichard Henderson
2023-11-05target/sparc: Do flush_cond in advance_jump_condRichard Henderson
2023-11-05target/sparc: Always copy conditions into a new temporaryRichard Henderson
2023-11-05target/sparc: Change DisasCompare.c2 to intRichard Henderson
2023-11-05target/sparc: Remove DisasCompare.is_boolRichard Henderson
2023-11-05target/sparc: Remove CC_OP leftoversRichard Henderson
2023-11-05target/sparc: Remove CC_OP_TADDTV, CC_OP_TSUBTVRichard Henderson
2023-11-05target/sparc: Remove CC_OP_SUB, CC_OP_SUBX, CC_OP_TSUBRichard Henderson
2023-11-05target/sparc: Remove CC_OP_ADD, CC_OP_ADDX, CC_OP_TADDRichard Henderson
2023-11-05target/sparc: Remove CC_OP_DIVRichard Henderson
2023-11-05target/sparc: Remove CC_OP_LOGICRichard Henderson
2023-11-05target/sparc: Split psr and xcc into componentsRichard Henderson
2023-11-05target/sparc: Introduce cpu_put_psr_iccRichard Henderson
2023-11-03linux-user/loongarch64: Use traps to track LSX/LASX usageRichard Henderson
2023-11-03target/loongarch: Support 4K page sizeSong Gao
2023-11-03target/loongarch: Implement query-cpu-model-expansionSong Gao
2023-11-03target/loongarch: Allow user enable/disable LSX/LASX featuresSong Gao
2023-11-03target/loongarch: Add cpu model 'max'Song Gao
2023-11-02target/arm: Correctly propagate stage 1 BTI guarded bit in a two-stage walkPeter Maydell
2023-11-02target/arm: Fix SVE STR incrementRichard Henderson
2023-11-02target/arm: Make FEAT_MOPS SET* insns handle Xs == XZR correctlyPeter Maydell
2023-11-02target/arm: Enable FEAT_MOPS insns in user-mode emulationPeter Maydell
2023-11-02linux-user/elfload: Add missing arm64 hwcap valuesMarielle Novastrider