aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)Author
2023-06-13target/riscv: Pass RISCVCPUConfig as target_info to disassemble_infoWeiwei Li
2023-06-13target/riscv: Split RISCVCPUConfig declarations from cpu.h into cpu_cfg.hWeiwei Li
2023-06-13target/riscv: smstateen knobsMayuresh Chitale
2023-06-13target/riscv: Reuse tb->flags.FSMayuresh Chitale
2023-06-13target/riscv: smstateen check for fcsrMayuresh Chitale
2023-06-13target/riscv: Update cur_pmmask/base when xl changesWeiwei Li
2023-06-13target/riscv: Fix pointer mask transformation for vector addressWeiwei Li
2023-06-13target/riscv: Deny access if access is partially inside the PMP entryWeiwei Li
2023-06-13target/riscv: Separate pmp_update_rule() in pmpcfg_csr_writeWeiwei Li
2023-06-13target/riscv: Flush TLB only when pmpcfg/pmpaddr really changesWeiwei Li
2023-06-13target/riscv: Flush TLB when pmpaddr is updatedWeiwei Li
2023-06-13target/riscv: Update the next rule addr in pmpaddr_csr_write()Weiwei Li
2023-06-13target/riscv: Flush TLB when MMWP or MML bits are changedWeiwei Li
2023-06-13target/riscv: Remove unused paramters in pmp_hart_has_privs_default()Weiwei Li
2023-06-13target/riscv: Make RLB/MML/MMWP bits writable only when Smepmp is enabledWeiwei Li
2023-06-13target/riscv: Change the return type of pmp_hart_has_privs() to boolWeiwei Li
2023-06-13target/riscv: Make the short cut really work in pmp_hart_has_privsWeiwei Li
2023-06-13target/riscv: Move pmp_get_tlb_size apart from get_physical_address_pmpWeiwei Li
2023-06-13target/riscv: Update pmp_get_tlb_size()Weiwei Li
2023-06-13target/riscv: rework write_misa()Daniel Henrique Barboza
2023-06-13target/riscv/cpu.c: remove cfg setup from riscv_cpu_init()Daniel Henrique Barboza
2023-06-13target/riscv/cpu.c: validate extensions before riscv_timer_init()Daniel Henrique Barboza
2023-06-13target/riscv/cpu.c: add riscv_cpu_validate_misa_mxl()Daniel Henrique Barboza
2023-06-13target/riscv/cpu.c: add priv_spec validate/disable_exts helpersDaniel Henrique Barboza
2023-06-13target/riscv: Update check for Zca/Zcf/ZcdWeiwei Li
2023-06-13target/riscv: Mask the implicitly enabled extensions in isa_string based on p...Weiwei Li
2023-06-13target/riscv: add PRIV_VERSION_LATESTDaniel Henrique Barboza
2023-06-13target/riscv/cpu.c: remove set_priv_version()Daniel Henrique Barboza
2023-06-13target/riscv/cpu.c: remove set_vext_version()Daniel Henrique Barboza
2023-06-13target/riscv/cpu.c: add riscv_cpu_validate_v()Daniel Henrique Barboza
2023-06-13target/riscv: Move zc* out of the experimental propertiesWeiwei Li
2023-06-13target/riscv/vector_helper.c: skip set tail when vta is zeroDaniel Henrique Barboza
2023-06-10Merge tag 'pull-ppc-20230610' of https://gitlab.com/danielhb/qemu into stagingRichard Henderson
2023-06-10target/ppc: Implement gathering irq statisticsBALATON Zoltan
2023-06-10target/ppc: Rework store conditional to avoid branchNicholas Piggin
2023-06-10target/ppc: Remove larx/stcx. memory barrier semanticsNicholas Piggin
2023-06-10target/ppc: Ensure stcx size matches larxNicholas Piggin
2023-06-10target/ppc: Fix lqarx to set cpu_reserveNicholas Piggin
2023-06-10target/ppc: Eliminate goto in mmubooke_check_tlb()BALATON Zoltan
2023-06-10target/ppc: Change ppcemb_tlb_check() to return boolBALATON Zoltan
2023-06-10target/ppc: Simplify ppcemb_tlb_search()BALATON Zoltan
2023-06-10target/ppc: Remove some unneded line breaksBALATON Zoltan
2023-06-10target/ppc: Move ppcemb_tlb_search() to mmu_common.cBALATON Zoltan
2023-06-10target/ppc: Remove "ext" parameter of ppcemb_tlb_check()BALATON Zoltan
2023-06-10target/ppc: Remove single use functionBALATON Zoltan
2023-06-10target/ppc: PMU implement PERFM interruptsNicholas Piggin
2023-06-10target/ppc: Support directed privileged doorbell interrupt (SDOOR)Nicholas Piggin
2023-06-10target/ppc: Fix msgclrp interrupt typeNicholas Piggin
2023-06-10target/ppc: PMU do not clear MMCR0[FCECE] on performance monitor alertNicholas Piggin
2023-06-10target/ppc: Fix PMU hflags calculationNicholas Piggin