aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)Author
2023-07-08target/i386: Use aesdec_IMCRichard Henderson
2023-07-08target/i386: Use aesdec_ISB_ISR_AKRichard Henderson
2023-07-08target/i386: Use aesenc_SB_SR_AKRichard Henderson
2023-07-08target/ppc: Use aesdec_ISB_ISR_AK_IMCRichard Henderson
2023-07-08target/ppc: Use aesenc_SB_SR_MC_AKRichard Henderson
2023-07-08target/ppc: Use aesdec_ISB_ISR_AKRichard Henderson
2023-07-08target/ppc: Use aesenc_SB_SR_AKRichard Henderson
2023-07-08target/arm: Move aesmc and aesimc tables to crypto/aes.cRichard Henderson
2023-07-08Merge tag 'trivial-patches-20230708' of https://gitlab.com/mjt0k/qemu into st...Richard Henderson
2023-07-08target/avr: Fix handling of interrupts above 33.Lucas Dietrich
2023-07-07Merge tag 'pull-ppc-20230707-1' of https://gitlab.com/danielhb/qemu into stagingRichard Henderson
2023-07-07target/i386: Add new CPU model GraniteRapidsTao Su
2023-07-07target/i386: Add few security fix bits in ARCH_CAPABILITIES into SapphireRapi...Lei Wang
2023-07-07target/i386: Add new bit definitions of MSR_IA32_ARCH_CAPABILITIESTao Su
2023-07-07target/i386: Allow MCDT_NO if host supportsTao Su
2023-07-07target/i386: Add support for MCDT_NO in CPUID enumerationTao Su
2023-07-07target/i386: Adjust feature level according to FEAT_7_1_EDXTao Su
2023-07-07target/ppc: Remove pointless checks of CONFIG_USER_ONLY in 'kvm_ppc.h'Philippe Mathieu-Daudé
2023-07-07target/ppc: Restrict 'kvm_ppc.h' to sysemu in cpu_init.cPhilippe Mathieu-Daudé
2023-07-07target/ppc: Define TYPE_HOST_POWERPC_CPU in cpu-qom.hPhilippe Mathieu-Daudé
2023-07-07target/ppc: Move CPU QOM definitions to cpu-qom.hPhilippe Mathieu-Daudé
2023-07-07target/ppc: Reorder #ifdef'ry in kvm_ppc.hPhilippe Mathieu-Daudé
2023-07-07target/ppc: Have 'kvm_ppc.h' include 'sysemu/kvm.h'Philippe Mathieu-Daudé
2023-07-07target/ppc: Machine check on invalid real address access on POWER9/10Nicholas Piggin
2023-07-07target/ppc: SMT support for the HID SPRNicholas Piggin
2023-07-07target/ppc: Add LPAR-per-core vs per-thread mode flagNicholas Piggin
2023-07-07target: ppc: Use MSR_HVB bit to get the target endianness for memory dumpNarayana Murty N
2023-07-07target/ppc: Get CPUState in one stepBALATON Zoltan
2023-07-07target/ppd: Remove unused defineBALATON Zoltan
2023-07-07target/ppc: Remove some more local CPUState variables only used onceBALATON Zoltan
2023-07-07target/ppc: Move common check in exception handlers to a functionBALATON Zoltan
2023-07-07target/ppc: Remove unneeded parameter from powerpc_reset_wakeup()BALATON Zoltan
2023-07-07target/ppc: Remove some superfluous parenthesesBALATON Zoltan
2023-07-07target/ppc: Fix icount access for some hypervisor instructionsNicholas Piggin
2023-07-07target/ppc: Add TFMR SPR implementation with read and write helpersNicholas Piggin
2023-07-07target/ppc: Tidy POWER book4 SPR registrationNicholas Piggin
2023-07-07target/ppc: Only generate decodetree files when TCG is enabledPhilippe Mathieu-Daudé
2023-07-06target/arm: Avoid over-length shift in arm_cpu_sve_finalize() error casePeter Maydell
2023-07-06target/arm: Define neoverse-v1Peter Maydell
2023-07-06target/arm: Suppress more TCG unimplemented features in ID registersPeter Maydell
2023-07-06target/xtensa: Assert that interrupt level is within boundsPeter Maydell
2023-07-06target/arm: gdbstub: Guard M-profile code with CONFIG_TCGFabiano Rosas
2023-07-06target/arm: Handle IC IVAU to improve compatibility with JITsJohn Högberg
2023-07-06target/arm: Fix SME full tile indexingRichard Henderson
2023-07-06target/arm: Dump ZA[] when activeRichard Henderson
2023-07-06target/arm: Avoid splitting Zregs across lines in dumpRichard Henderson
2023-07-04target/arm: Add raw_writes ops for register whose write induce TLB maintenanceEric Auger
2023-07-03plugins: force slow path when plugins instrument memory opsAlex Bennée
2023-07-03target/arm: make arm_casq_ptw CONFIG_TCG onlyAlex Bennée
2023-07-01target/nios2 : Explicitly ask for target-endian loads and storesPeter Maydell
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-29 19:31:07 +0000