index
:
slackcoder/qemu
master
QEMU is a generic and open source machine & userspace emulator and virtualizer
Mirror
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
Age
Commit message (
Expand
)
Author
2021-03-05
target/arm: Speed up aarch64 TBL/TBX
Richard Henderson
2021-03-05
target/arm: Set ID_PFR2.SSBS to 1 for "max" 32-bit CPU
Rebecca Cran
2021-03-05
target/arm: Enable FEAT_SSBS for "max" AARCH64 CPU
Rebecca Cran
2021-03-05
target/arm: Add support for FEAT_SSBS, Speculative Store Bypass Safe
Rebecca Cran
2021-03-04
target-riscv: support QMP dump-guest-memory
Yifei Jiang
2021-03-04
target/riscv: Declare csr_ops[] with a known size
Bin Meng
2021-03-02
Merge remote-tracking branch 'remotes/bonzini-gitlab/tags/for-upstream' into ...
Peter Maydell
2021-02-25
tcg/i386: rdpmc: fix the the condtions
Zheng Zhan Liang
2021-02-25
target/i386: Add bus lock debug exception support
Chenyi Qiang
2021-02-25
target/i386: update to show preferred boolean syntax for -cpu
Daniel P. Berrangé
2021-02-22
target/cris: Plug leakage of TCG temporaries
Stefan Sandstrom
2021-02-22
target/cris: Let cris_mmu_translate() use MMUAccessType access_type
Philippe Mathieu-Daudé
2021-02-22
target/cris: Use MMUAccessType enum type when possible
Philippe Mathieu-Daudé
2021-02-21
Merge remote-tracking branch 'remotes/philmd-gitlab/tags/mips-20210221' into ...
Peter Maydell
2021-02-21
target/mips: Use GPR move functions in gen_HILO1_tx79()
Philippe Mathieu-Daudé
2021-02-21
target/mips: Introduce gen_load_gpr_hi() / gen_store_gpr_hi() helpers
Philippe Mathieu-Daudé
2021-02-21
target/mips: Rename 128-bit upper halve GPR registers
Philippe Mathieu-Daudé
2021-02-21
target/mips: Promote 128-bit multimedia registers as global ones
Philippe Mathieu-Daudé
2021-02-21
target/mips: Make cpu_HI/LO registers public
Philippe Mathieu-Daudé
2021-02-21
target/mips: Include missing "tcg/tcg.h" header
Philippe Mathieu-Daudé
2021-02-21
target/mips: Remove unused 'rw' argument from page_table_walk_refill()
Philippe Mathieu-Daudé
2021-02-21
target/mips: Let CPUMIPSTLBContext::map_address() take MMUAccessType
Philippe Mathieu-Daudé
2021-02-21
target/mips: Let get_seg*_physical_address() take MMUAccessType arg
Philippe Mathieu-Daudé
2021-02-21
target/mips: Let get_physical_address() take MMUAccessType argument
Philippe Mathieu-Daudé
2021-02-21
target/mips: Let raise_mmu_exception() take MMUAccessType argument
Philippe Mathieu-Daudé
2021-02-21
target/mips: Let cpu_mips_translate_address() take MMUAccessType arg
Philippe Mathieu-Daudé
2021-02-21
target/mips: Let do_translate_address() take MMUAccessType argument
Philippe Mathieu-Daudé
2021-02-21
target/mips: Replace magic value by MMU_DATA_LOAD definition
Philippe Mathieu-Daudé
2021-02-21
target/mips: Remove unused MMU definitions
Philippe Mathieu-Daudé
2021-02-21
target/mips: Remove access_type argument from get_physical_address()
Philippe Mathieu-Daudé
2021-02-21
target/mips: Remove access_type arg from get_segctl_physical_address()
Philippe Mathieu-Daudé
2021-02-21
target/mips: Remove access_type argument from get_seg_physical_address
Philippe Mathieu-Daudé
2021-02-21
target/mips: Remove access_type argument from map_address() handler
Philippe Mathieu-Daudé
2021-02-21
target/mips: fetch code with translator_ld
Philippe Mathieu-Daudé
2021-02-20
target/avr/cpu: Use device_class_set_parent_realize()
Philippe Mathieu-Daudé
2021-02-18
i386: Add the support for AMD EPYC 3rd generation processors
Babu Moger
2021-02-18
Hexagon build infrastructure
Taylor Simpson
2021-02-18
Hexagon (target/hexagon) translation
Taylor Simpson
2021-02-18
Hexagon (target/hexagon) TCG for floating point instructions
Taylor Simpson
2021-02-18
Hexagon (target/hexagon) TCG for instructions with multiple definitions
Taylor Simpson
2021-02-18
Hexagon (target/hexagon) TCG generation
Taylor Simpson
2021-02-18
Hexagon (target/hexagon) instruction classes
Taylor Simpson
2021-02-18
Hexagon (target/hexagon) macros
Taylor Simpson
2021-02-18
Hexagon (target/hexagon) opcode data structures
Taylor Simpson
2021-02-18
Hexagon (target/hexagon) generater phase 4 - decode tree
Taylor Simpson
2021-02-18
Hexagon (target/hexagon) generator phase 3 - C preprocessor for decode tree
Taylor Simpson
2021-02-18
Hexagon (target/hexagon) generator phase 2 - generate header files
Taylor Simpson
2021-02-18
Hexagon (target/hexagon) generator phase 1 - C preprocessor for semantics
Taylor Simpson
2021-02-18
Hexagon (target/hexagon/imported) arch import
Taylor Simpson
2021-02-18
Hexagon (target/hexagon/fma_emu.[ch]) utility functions
Taylor Simpson
[next]