aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)Author
2020-06-10target/i386: fix fscale handling of infinite exponentsJoseph Myers
2020-06-10target/i386: fix fscale handling of invalid exponent encodingsJoseph Myers
2020-06-10target/i386: fix fscale handling of signaling NaNJoseph Myers
2020-06-10target/i386: implement special cases for fxtractJoseph Myers
2020-06-10i386/kvm: fix a use-after-free when vcpu plug/unplugPan Nengyuan
2020-06-10hax: Dynamic allocate vcpu state structureWangBowen
2020-06-10accel: Move Xen accelerator code under accel/xen/Philippe Mathieu-Daudé
2020-06-10i386/cpu: Store LAPIC bus frequency in CPU structureLiran Alon
2020-06-10target/i386: fix phadd* with identical destination and source registerJanne Grunau
2020-06-10target/i386: Fix the CPUID leaf CPUID_Fn80000008Babu Moger
2020-06-10target/i386: Fix OUTL debug outputPhilippe Mathieu-Daudé
2020-06-09target/sparc/int32_helper: Extract and use excp_name_str()Philippe Mathieu-Daudé
2020-06-09target/sparc/int32_helper: Remove DEBUG_PCALL definitionPhilippe Mathieu-Daudé
2020-06-08Merge remote-tracking branch 'remotes/vivier2/tags/linux-user-for-5.1-pull-re...Peter Maydell
2020-06-05Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20200605'...Peter Maydell
2020-06-05target/s390x: Restrict CpuClass::get_crash_info() to system-modePhilippe Mathieu-Daudé
2020-06-05target/i386: Restrict CpuClass::get_crash_info() to system-modePhilippe Mathieu-Daudé
2020-06-05target/riscv/cpu: Restrict CPU migration to system-modePhilippe Mathieu-Daudé
2020-06-05target/arm: Convert Neon one-register-and-immediate insns to decodetreePeter Maydell
2020-06-05target/arm: Convert VCVT fixed-point ops to decodetreePeter Maydell
2020-06-05target/arm: Convert Neon VSHLL, VMOVL to decodetreePeter Maydell
2020-06-05target/arm: Convert Neon narrowing shifts with op==9 to decodetreePeter Maydell
2020-06-05target/arm: Convert Neon narrowing shifts with op==8 to decodetreePeter Maydell
2020-06-05target/arm: Convert VQSHLU, VQSHL 2-reg-shift insns to decodetreePeter Maydell
2020-06-05target/arm: Convert Neon VSRA, VSRI, VRSHR, VRSRA 2-reg-shift insns to decode...Peter Maydell
2020-06-05target/arm: Convert Neon VSHR 2-reg-shift insns to decodetreePeter Maydell
2020-06-05target/arm: Convert Neon VSHL and VSLI 2-reg-shift insn to decodetreePeter Maydell
2020-06-05target/arm: Split helper_crypto_sm3ttRichard Henderson
2020-06-05target/arm: Split helper_crypto_sha1_3regRichard Henderson
2020-06-05target/arm: Convert sha1 and sha256 to gvec helpersRichard Henderson
2020-06-05target/arm: Convert sha512 and sm3 to gvec helpersRichard Henderson
2020-06-05target/arm: Convert rax1 to gvec helpersRichard Henderson
2020-06-05target/arm: Convert aes and sm4 to gvec helpersRichard Henderson
2020-06-05target/s390x: Restrict system-mode declarationsPhilippe Mathieu-Daudé
2020-06-05target/s390x/helper: Clean ifdef'ryPhilippe Mathieu-Daudé
2020-06-05target/s390x: Only compile decode_basedisp() on system-modePhilippe Mathieu-Daudé
2020-06-05s390x/kvm: help valgrind in several placesChristian Borntraeger
2020-06-05memory: Rename memory_region_do_writeback -> memory_region_writebackPhilippe Mathieu-Daudé
2020-06-03target/riscv: Add the lowRISC Ibex CPUAlistair Francis
2020-06-03target/riscv: Don't set PMP feature in the cpu initAlistair Francis
2020-06-03target/riscv: Disable the MMU correctlyAlistair Francis
2020-06-03target/riscv: Don't overwrite the reset vectorAlistair Francis
2020-06-03target/riscv: Drop support for ISA spec version 1.09.1Alistair Francis
2020-06-03target/riscv: Remove the deprecated CPUsAlistair Francis
2020-06-02Merge remote-tracking branch 'remotes/rth/tags/pull-tcg-20200602' into stagingPeter Maydell
2020-06-02target/s390x: Use tcg_gen_gvec_rotl{i,s,v}Richard Henderson
2020-06-02target/ppc: Use tcg_gen_gvec_rotlvRichard Henderson
2020-06-02target/m68k: implement opcode fetoxm1Laurent Vivier
2020-06-02target/m68k: implement fmove.l #<data>,FPCRLaurent Vivier
2020-06-01target/tricore: Implement gdbstubBastian Koppelmann