aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)Author
2020-12-18sparc: Use DEFINE_PROP for nwindows propertyEduardo Habkost
2020-12-17target/riscv: cpu: Set XLEN independently from targetAlistair Francis
2020-12-17target/riscv: csr: Remove compile time XLEN checksAlistair Francis
2020-12-17target/riscv: cpu_helper: Remove compile time XLEN checksAlistair Francis
2020-12-17target/riscv: cpu: Remove compile time XLEN checksAlistair Francis
2020-12-17target/riscv: Specify the XLEN for CPUsAlistair Francis
2020-12-17target/riscv: Add a riscv_cpu_is_32bit() helper functionAlistair Francis
2020-12-17target/riscv: fpu_helper: Match function defs in HELPER macrosAlistair Francis
2020-12-17target/riscv: Add a TYPE_RISCV_CPU_BASE CPUAlistair Francis
2020-12-17target/riscv: Fix definition of MSTATUS_TW and MSTATUS_TSRAlex Richardson
2020-12-17target/riscv: Fix the bug of HLVX/HLV/HSVYifei Jiang
2020-12-16i386: tcg: remove inline from cpu_load_eflagsClaudio Fontana
2020-12-16i386: move TCG cpu class initialization to tcg/Claudio Fontana
2020-12-16x86/cpu: Add AVX512_FP16 cpu featureCathy Zhang
2020-12-16i386: move hyperv_limits initialization to x86_cpu_realizefn()Vitaly Kuznetsov
2020-12-16i386: move hyperv_version_id initialization to x86_cpu_realizefn()Vitaly Kuznetsov
2020-12-16i386: move hyperv_interface_id initialization to x86_cpu_realizefn()Vitaly Kuznetsov
2020-12-16i386: move hyperv_vendor_id initialization to x86_cpu_realizefn()Vitaly Kuznetsov
2020-12-16i386: move cpu dump out of helper.c into cpu-dump.cClaudio Fontana
2020-12-16i386: move TCG accel files into tcg/Claudio Fontana
2020-12-16i386: move hax accel files into hax/Claudio Fontana
2020-12-16i386: move whpx accel files into whpx/Claudio Fontana
2020-12-16i386: move kvm accel files into kvm/Claudio Fontana
2020-12-15Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20201215'...Peter Maydell
2020-12-15Merge remote-tracking branch 'remotes/ehabkost/tags/machine-next-pull-request...Peter Maydell
2020-12-15sparc: Check dev->realized at sparc_set_nwindows()Eduardo Habkost
2020-12-15arm/cpu64: Register "aarch64" as class propertyEduardo Habkost
2020-12-15i386: Register feature bit properties as class propertiesEduardo Habkost
2020-12-15target/nios2: Use deposit32() to update ipending registerPeter Maydell
2020-12-15target/nios2: Move nios2_check_interrupts() into target/nios2Peter Maydell
2020-12-15target/nios2: Move IIC code into CPU object properPeter Maydell
2020-12-15target/openrisc: Move pic_cpu code into CPU object properPeter Maydell
2020-12-14Merge remote-tracking branch 'remotes/vivier2/tags/trivial-branch-for-6.0-pul...Peter Maydell
2020-12-14Merge remote-tracking branch 'remotes/philmd-gitlab/tags/mips-20201213' into ...Peter Maydell
2020-12-14target/ppc: Introduce an mmu_is_64bit() helperGreg Kurz
2020-12-14ppc/translate: Use POWERPC_MMU_64 to detect 64-bit MMU modelsStephane Duverger
2020-12-14target/ppc: Remove "compat" property of server class POWER CPUsGreg Kurz
2020-12-14ppc/translate: Rewrite gen_lxvdsx to use gvec primitivesGiuseppe Musacchio
2020-12-14ppc/translate: Raise exceptions after setting the ccGiuseppe Musacchio
2020-12-14ppc/translate: Delay NaN checking after comparisonGiuseppe Musacchio
2020-12-14ppc/translate: Turn the helper macros into functionsGiuseppe Musacchio
2020-12-14ppc/translate: Fix unordered f64/f128 comparisonsGiuseppe Musacchio
2020-12-14target/ppc: replaced the TODO with LOG_UNIMP and add break for silence warningsChen Qun
2020-12-13target/mips: Use FloatRoundMode enum for FCR31 modes conversionPhilippe Mathieu-Daudé
2020-12-13target/mips: Remove unused headers from fpu_helper.cPhilippe Mathieu-Daudé
2020-12-13target/mips: Inline cpu_mips_realize_env() in mips_cpu_realizefn()Philippe Mathieu-Daudé
2020-12-13target/mips: Move cpu definitions, reset() and realize() to cpu.cPhilippe Mathieu-Daudé
2020-12-13target/mips: Move mips_cpu_add_definition() from helper.c to cpu.cPhilippe Mathieu-Daudé
2020-12-13target/mips: Extract cpu_supports*/cpu_set* translate.cPhilippe Mathieu-Daudé
2020-12-13target/mips: Do not initialize MT registers if MT ASE absentPhilippe Mathieu-Daudé