aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)Author
2018-05-09target/i386: sev: fix memory leaksPaolo Bonzini
2018-05-08Merge remote-tracking branch 'remotes/riscv/tags/riscv-qemu-2.13-pull-2018050...Peter Maydell
2018-05-06RISC-V: No traps on writes to misa,minstret,mcycleMichael Clark
2018-05-06RISC-V: Make mtvec/stvec ignore vectored trapsMichael Clark
2018-05-06RISC-V: Add mcycle/minstret support for -icount autoMichael Clark
2018-05-06RISC-V: Use [ms]counteren CSRs when priv ISA >= v1.10Michael Clark
2018-05-06RISC-V: Allow S-mode mxr access when priv ISA >= v1.10Michael Clark
2018-05-06RISC-V: Clear mtval/stval on exceptions without infoMichael Clark
2018-05-06RISC-V: Hardwire satp to 0 for no-mmu caseMichael Clark
2018-05-06RISC-V: Update E and I extension orderMichael Clark
2018-05-06RISC-V: Remove erroneous comment from translate.cMichael Clark
2018-05-06RISC-V: Remove EM_RISCV ELF_MACHINE indirectionMichael Clark
2018-05-04target/arm/kvm: Translate the MSI doorbell in kvm_arch_fixup_msi_routeEric Auger
2018-05-04target/arm: Implement v8M VLLDM and VLSTMPeter Maydell
2018-05-04target/arm: Tidy condition in disas_simd_two_reg_miscRichard Henderson
2018-05-04target/arm: Tidy conditions in handle_vec_simd_shriRichard Henderson
2018-05-04target/arm: Correct MPUIR privilege level in register_cp_regs_for_features() ...Mathew Maidment
2018-05-04Merge remote-tracking branch 'remotes/armbru/tags/pull-qapi-2018-05-04' into ...Peter Maydell
2018-05-04Merge remote-tracking branch 'remotes/cohuck/tags/s390x-20180504' into stagingPeter Maydell
2018-05-04qobject: Replace qobject_incref/QINCREF qobject_decref/QDECREFMarc-André Lureau
2018-05-04target/ppc: always set PPC_MEM_TLBIE in pre 2.8 migration hackGreg Kurz
2018-05-04spapr: Move PAPR mode cpu setup fully to spapr codeDavid Gibson
2018-05-04target/ppc: Delay initialization of LPCR_UPRT for secondary cpusDavid Gibson
2018-05-04target/ppc: Add ppc_store_lpcr() helperDavid Gibson
2018-05-04spapr: Remove support for explicitly allocated RMAsDavid Gibson
2018-05-04target/ppc: add basic support for PTCR on POWER9Cédric Le Goater
2018-05-04target/ppc: return a nil HPT base address on sPAPR machinesCédric Le Goater
2018-05-01tcg: Improve TCGv_ptr supportRichard Henderson
2018-05-01Merge remote-tracking branch 'remotes/vivier/tags/m68k-for-2.13-pull-request'...Peter Maydell
2018-05-01m68k: remove dead code (Coverity CID1390617)Laurent Vivier
2018-05-01m68k: Fix floatx80_lognp1 (Coverity CID1390587)Laurent Vivier
2018-04-30target-microblaze: mmu: Make the TLBX MISS bit read-onlyEdgar E. Iglesias
2018-04-30target-microblaze: mmu: Make TLBSX write-onlyEdgar E. Iglesias
2018-04-30target-microblaze: Don't clobber the IMM reg for ld/st reversedEdgar E. Iglesias
2018-04-30target-microblaze: Fix trap checks for FPU insnsEdgar E. Iglesias
2018-04-30target-microblaze: Respect MSR.PVR as read-onlyEdgar E. Iglesias
2018-04-30m68k: fix subx mem, mem instructionPavel Dovgalyuk
2018-04-30s390x/kvm: cleanup calls to cpu_synchronize_state()David Hildenbrand
2018-04-27target/ppc: Don't bother with MSR_EP in cpu_ppc_set_papr()David Gibson
2018-04-27target/ppc: Fold slb_nr into PPCHash64OptionsDavid Gibson
2018-04-27target/ppc: Get rid of POWERPC_MMU_VER() macrosDavid Gibson
2018-04-27target/ppc: Remove unnecessary POWERPC_MMU_V3 flag from mmu_modelDavid Gibson
2018-04-27target/ppc: Fold ci_large_pages flag into PPCHash64OptionsDavid Gibson
2018-04-27target/ppc: Move 1T segment and AMR options to PPCHash64OptionsDavid Gibson
2018-04-27target/ppc: Make hash64_opts field mandatory for 64-bit hash MMUsDavid Gibson
2018-04-27target/ppc: Split page size information into a separate allocationDavid Gibson
2018-04-27target/ppc: Move page size setup to helper functionDavid Gibson
2018-04-27target/ppc: Remove fallback 64k pagesize informationDavid Gibson
2018-04-27target/ppc: Avoid taking "env" parameter to mmu-hash64 functionsDavid Gibson
2018-04-27target/ppc: Simplify cpu valid check in ppc_cpu_realizeDavid Gibson
generated by cgit v1.2.3 (git 2.26.2) at 2024-12-23 01:55:21 +0000